Novel optics and electronics for telecommunication

# **Ultrafast polarization handling**

EPC1000 Polarization Controller/Demultiplexer (100 krad/s) (p. 2) EPS1000 Polarization Scrambler/Transformer (10 Mrad/s) (p. 4) PM1000 Polarimeter (100 MS/s, memory 64 MS) (p. 6) LU1000 Laser Unit (p. 8)



- Pictured above: Fastest or by far fastest polarization products of their class on the market
- By far lowest cost per krad/s-Mrad/s in their class
- Available as desktop units, module cards, and intellectual property (IP) cores
- Low power consumption, small size of module cards, wide temperature range
- Operation stand-alone or via USB, LAN and Windows Graphical User Interface, Matlab™, Labview™
- Used by major telecom suppliers
- EPC1000 holds world record for highest symbol rate 50 Gbaud in realtime, polarization-agile (40 krad/s) 4 bit/symbol transmission (200 Gb/s PDM-QPSK, 430 km).

Novoptel GmbH, EIM-E, Warburger Str. 100, 33098 Paderborn, Germany Tel. +49 5251 60 2245; Fax +49 5251 60 5827; <u>www.novoptel.com</u>; <u>info@novoptel.com</u>

# EPC1000 Polarization Controller/Demultiplexer





- Guaranteed endless tracking (control) speed: 40, 60 or 100 krad/s on Poincaré sphere
- To our knowledge, Novoptel's endless polarization tracking speed is at least 100 times as high as that of competitor products. If you are aware of something better then please inform us so that we can correct this statement.
- Extremely reliable: More than 350 Gigarad were tracked in several extended tests.



- Single (CW) or dual (DQPSK, QAM; also: DPSK, duobinary, ASK) polarization tracking
- Wavelength range: C band, extensible to L band; also possible: S band, 1310 nm, ...
- Temperature range: -10°C to +70°C; extension is possible.
- Power consumption: About **5 W** from single **+5 V** source. Compatible with the needs of 40 Gb/s, 100 GbE, 2x100 GbE, 4x100 GbE and other transponders. Can be further reduced.
- Interfaces for computer (USB, LAN) or controller (SPI, UART, digital hardware lines)
- Functionality: **Channel swapping** (to exchange demultiplexed polarization channels, may for example be activated by a framer/mapper), **reset**, **control** (on/off), modification of important parameters (**control gain** and **speed**, **dither amplitude**, **delay time** of supplied error signal)
- In-field upgradable firmware and remote access possibility for diagnosis and troubleshooting
- Desktop units (with GUI), plug-in module cards, IP cores. Various configurations.
- Options: User-supplied error signal, arbitrary and endlessly variable output polarization, ...
- EPX1000 = cost-saving desktop unit with combined functionalities of EPC1000 and 10 Mrad/s polarization scrambler/transformer EPS1000



Configuration example:

EPC1000 with interference detection for **demultiplexing of polarizationmultiplexed DQPSK or QAM signals**. Everything is mounted on controller card (see above).

# Results obtained with EPC1000

World's highest symbol rate in polarization-agile realtime transmission with 4 bit/symbol: 50 Gbaud, 200 Gb/s, 430 km polarization-multiplexed DQPSK transmission with 40 krad/s polarization tracking (IEEE PTL 22(2010)9, pp. 613-615)



10 0.1 krad/s, 10<sup>1</sup> 60 krad/s, 1h 20 krad/s, 40 krad/s, 1h 80 krad/s 10<sup>-12</sup> 1h 1h 0.002 0.004 0.006 0.008 0.01 0.012 0

Complementary distribution function 1-F(R|E) of relative intensity

error (RIE) for 1 hour at 0.1, 20, 40, 60, 80 krad/s, and for 64 hours

at 100 krad/s scrambling speed (18 Gigarad in total). The zero



ECL B

1520 1530 1540 1550 1560 1570 1580 1590 1600 Wavelength (nm)

## Widest endless optical polarization control bandwidth: 1 THz at 70 krad/s speed Best extinction: 40 dB at 1 krad/s speed

0.05

0

ECL A

#### Temperature-independent operation: -15°C...60°C (70°C testing if desired) Two-sided endless polarization control: 15 krad/s at input, 200 rad/s at output Unique: Endless optical polarization and phase control at 20 krad/s speed

(Optics Express, Vol. 22, Issue 7, pp. 8259-8276, 2014; IEEE PTL 24(2012)22, pp. 2077-2079; Electronics Letters, Vol. 49, No. 7, pp. 483-485, 2013). See also middle of p. 8 of this brochure.

## Customer feedback

point (RIE = 0) is determined without light.

"Novoptel's polarization tracking device EPC1000 is probably the only commercially available equipment that is capable of demultiplexing two orthogonal states of polarization with a tremendously high tracking speed (~60 krad/s). We have evaluated extensively the EPC1000 module and have confirmed its performance to be fully satisfactory and just as claimed. Prof. Reinhold Noe and Dr.-Ing. Benjamin Koch are the well-known pioneers and leaders in this field. With their team they have achieved remarkable progress and tracking speed records over the years. I am so happy to see Novoptel offer these polarization controllers to the lightwave communication community as affordable subsystems for coherent detection." Dr. David Tzeng, Measurement Analysis Corporation, USA

# **EPS1000** Polarization Scrambler/Transformer

- Ultrafast endless optical polarization scrambling with 40 ns updating intervals
- Continuous endless polarization trajectories 0.01 rad/s ... 10000 krad/s (20000 krad/s with reduced accuracy). Small steps, e.g., 0.02 rad at 500 krad/s, minimize deviations from the desired smooth time-dependence of the trajectory, for a meaningful assessment of polarization tracking hardware/software.
- 6 electrooptic quarterwave plates (QWP) and 1 halfwave plate (HWP) with adjustable rotation speeds (QWP: -999999.99 ... +999999.99 rad/s; HWP: -10000.00 ... +10000.00 krad/s)
- Optical frequency can be preset for most accurate waveplate operation, at least from C band to L band (186.2 ... 196.0 THz, 1529 ... 1610 nm). Optional: S band, 1310 nm
- Insertion loss ~1.5 ... 3 dB. Power consumption ~12 W (+5 V power supply 100-240 V included)
- Differential group delay (DGD) sections consisting of polarization-maintaining fibers (PMF) available for highly realistic PMD emulation, using several EPS1000 and DGD sections.
- Available as a desktop unit, module or intellectual property core
- Interfaces for computer (USB, LAN) or controller (SPI, UART, digital hardware lines)
- Standalone operation of desktop unit via control buttons. Several units can be controlled simultaneously by graphical user interface (GUI; see next page), Matlab<sup>™</sup>, Labview<sup>™</sup> or similar. Speeds of rotating and positions of stopped waveplates and electrode voltages can be set, saved and loaded.
- Serial Peripheral Interface (SPI) permits realtime operation; e.g., direct setting of waveplate voltages.
- In synchronous scrambling mode, user-generated tables with sets of waveplate positions can be loaded. Following an external trigger event (3.3 V LVCMOS signal applied at BNC connector, or SPI command) the sets are executed sequentially at specified instants (granularity: 40 ns; minimum delay until next execution instant: 200 ns). Useful for recirculating loop experiments.
- In triggered scrambling mode, the sets are executed cyclically one by one upon external trigger events or USB commands (minimum delay until next execution instant: 200 ns). Application examples: polarizationdependent loss (PDL) and Mueller/Jones matrix measurements.
- Optional photodetectors enable accurate PDL and loss measurements
- EPX1000 = cost-saving desktop unit with combined functionalities of EPS1000 and 40...100 krad/s polarization controller/demultiplexer EPC1000
- PMS1000 = combination of EPS1000 with ultrafast (100 MHz) polarimeter PM1000







peration Fast HWP operation Exemplary output trajectories on Poincaré sphere

60-V step at HWP settles



Electrical scrambling spectrum behind polarizer at 10 Mrad/s (horizontal: Hz; vertical: 10 dB/div)



completely within 50 ns (20 ns/div). Small-signal response is a lot faster.





FPGA-based

electronic controller

LiNbO<sub>2</sub>

Band:

QWP4:

1

1 2

Novoptel EPS1000 User Interfac

2

Novoptel EPS1000 User Interface

optical

output

Select Device: EPS1000-10M-XL-LL-N-D DEMO

optional tap

Rotation Control | Position Control | Voltage Control | Synchronous/Triggered Scrambling | Device Testing |

Status: Connected

Optical Frequency: 193,2 THz (193,2 THz 1551,7 nm)

Set

Set

Set

Set

Set

6

All Wave Plates: Backward

7

Backward

Backward

Backward

8

krad/s Delay: 1

coupler

QWP0: 9999999,99 rad/s (999999,99 rad/s) Set Backward

QWP1: 123456,00 rad/s (123456,00 rad/s) Set

QWP2: 214365,87 rad/s (214365,87 rad/s)

HWP: 20000,00 krad/s (20000,00 krad/s)

QWP3: 876543,21 rad/s (876543,21 rad/s)

QWP5: 432109,87 rad/s (432109,87 rad/s)

HWP Sweep: Min: 0 Max: 1000 Step: 10

4 5

4 5

3

3

784523,12 rad/s (784523,12 rad/s)

optical

Novoptel

EPS1000,13

LiNbO.

Load Configuration:

Save Configuration:

input

optical power measurement

Stop

Ston

Stop

Stop

Stop

Stop

Stop

Stop

9

\$ .

10

- 🗆 🗙

Set

Forward

Forward

Forward

Forward

Starl

Import

Export

- 🗆 ×



**measurement**. Optomechanical switch available for device-under-test switching.

Shown are frequently used operation modes of USB-operated graphical user interface.

Other operation modes are:

- Voltage Control: Direct setting of 16 electrode voltages
- Device Testing: Intensity recording for PDL and loss measurement (optional)

#### Novoptel Select Device: EPS1000-10M-XL-LL-N-D DEMO Status: Connected EPS1000+1.3 Rotation Control Position Control Voltage Control Synchronous/Triggered Scrambling Device Testing QWP0: 307 QWP1: 107 QWP2: 353 HWP: 259 QWP5: 119° QWP4: 144° QWP3: 173\* 2 3 | Load Configuration: 1 4 5 Import Save Configuration: 2 3 4 5 8 1 6 7 9 10 Export Novoptel EPS1000 User Interfac Novoptel Select Device: EPS1000-10M-XL-LL-N-D DEMO Status: Connected EPS1000-13 Rotation Control | Position Control | Voltage Control | Synchronous/Triggered Scrambling | Device Testing | Table Options Synchronous / Triggered Scrambling Mode: iNbO, Current Table Position: / 13 10 C Continuous Waveplate Botation Current Subsequent Delay: 200 ns Synchronous / Triggered Waveplate Rotation C Synchronous / Triggered Table Execution Load File Save File Clear Table WP Rotation Options Subsequent Delay: Load File Save File Delete Current 200 ns 🕂 Insert Behind Trigger Source: Int. C ATE C Ext. C Cont. C None Trigger Mode: Row Table Triggered Manual Trigger Internal Trigger Period: 200 ns 芸 Set ATE: 20 (0) Set Trigger OUT (BNC): Load Configuration 3 Import Save Configuration 1 2 3 4 5 6 7 8 9 10 Export

## **Customer feedback**

"We have used the EPS1000 endless polarization scrambler in our recordbreaking coherent transmission experiments (see site our www.optcom.polito.it) and it has performed flawlessly. We have particularly appreciated its very low insertion loss and its flexibility. Thanks to the EPS1000 endless polarization scrambler our recirculating-loop experimental results have become stable, repeatable and reliable."

Prof. Dr. Pierluigi Poggiolini, Politecnico di Torino, Italy

# PM1000 Polarimeter

- Measurement of all 4 Stokes parameters, display on Poincaré sphere and in oscilloscope mode. Also available: Normalized Stokes vector, degree-of-polarization (DOP)
- Three choices for the normalization of Stokes parameters/vectors:
  - Standard: Normalized Stokes vectors are normalized to unit length. Regardless of power and DOP, they appear at the surface of the Poincaré sphere.
  - Exact: Normalized Stokes vectors are normalized only with respect to optical power. For DOP < 1 (or . DOP = 0) they appear inside (or in the center of) the Poincaré sphere.
  - Non-normalized: Display of the non-normalized Stokes parameters. This means, DOP and optical power determine the length of the displayed  $S_1$ - $S_2$ - $S_3$  Stokes vector.
- 100 MHz polarization state sampling frequency. 64 M polarization states can be recorded.
- Averaging (10 ns, 20 ns, 40 ns, ... 2.68 s), triggering, gating
- Internal triggering on SOP or intensity events. Pre- and post-trigger data is stored. Perfectly suited for automated long-term assessment of polarization transients and fluctuations.
- Realtime Poincaré sphere display up to 100 MHz in graphical user interface (GUI) or 50 MHz on connected monitor (HDMI/DVI; 720p60 or WXGA+). Not a single sample is lost!
- 100 MHz memory view, zoom in oscilloscope mode, screenshots, numeric display
- Speed histogram, intensity histogram
- Full support of EPS1000 polarization scrambler/transformer and EPX1000 polarization controller/demultiplexer and scrambler/transformer for Mueller matrix, Jones matrix, PDL and PMD measurement. An EPS1000 or EPX1000 module can be plugged onto a PM1000 module.
- Power consumption: ~5 W (+5 V from included power supply 100-240 V)
- Available as a standalone desktop unit, as a module card, and as an intellectual property (IP) core
- Realtime operation with Serial Peripheral Interface (SPI), trigger/gating input/output (BNC)
- Operation via control buttons of desktop unit or USB or SPI. Software with graphical user interface (GUI).
- Software examples for Matlab<sup>™</sup> and Labview<sup>™</sup>. File download can be automated. •
- C&L band operation. Optional: Built-in tunable C&L band laser modules, 1300 nm operation



EPS1000 polarization scrambler, characterized with various settings and PM1000 averaging times



Configurable (1 rad/s ... >100 Mrad/s) internal trigger is used to record the polarization fluctuations caused by hitting a DCM cassette. Oscilloscope mode.



Polarization extinction ratio (PER) measurement while heating PMF (left) or tuning an ITLA (right). Tuning-induced polarization transients are excluded by setting intensity threshold.



PM1000 desktop unit comes with Windows GUI. Can be connected to monitor (HDMI/DVI; 720p60 or WXGA+) and used without extra computer!



# PMS1000 Polarimeter and Polarization Scrambler/Transformer

- Combination of the PM1000 polarimeter with the EPS1000 polarization scrambler/transformer
- All functionalities and data of PM1000 and EPS1000
- Ideal for synthesis of desired polarization states and device under test (DUT) polarimetry
- Opto-mechanical 2x2 switch (optional) can connect output of LiNbO<sub>3</sub> polarization transformer directly to input of polarimeter. Insertion loss of each path is thereby increased by ~0.5 dB (<1 dB).</li>
- Another opto-mechanical 2x2 switch (optional) can exchange output of LiNbO<sub>3</sub> polarization transformer and input of polarimeter, to determine DUT reciprocity by backward measurement.
- Power consumption (w/o optional lasers): ~17 W (+5 V from included power supply 100-240 V)
- Desktop units (combined PMS1000 or separate EPS1000 & PM1000) or module cards
- Switching between PM1000 and EPS1000 via control buttons, or parallel operation via USB



- A number of polarization states is generated for the DUT. Subsequent calculations yield:
  - Mueller matrix, Mueller-Jones matrix (= Mueller matrix made non-depolarizing) and Jones matrix
  - Eigenmodes, retardation, mean loss, PDL (= polarization-dependent loss) →
  - Decomposition of Mueller and Jones matrices into sequences SBA + PPPS + SBA. Definitions: PPPS = horizontal partial polarizer and phase shifter. SBA = Soleil-Babinet analog = retarder having a retardation between 0 and  $\pi$  and eigenmodes anywhere on the S<sub>2</sub>-S<sub>3</sub> Mrad/s great circle of the Poincaré sphere. An 160 SBA does to horizontal polarization 140 120 the same as a Soleil-Babinet 100 compensator to circular polarization: 80 mode conversion with adjustable 60 phase shift. 40 10 ns temporal resolution of all time-
  - 10 ns temporal resolution of all timevariable component properties (Mueller matrix etc.) →

PMS1000 for measurement of Mueller and Jones matrices and PMD of a device under test (DUT). Optional components are shaded. C&L band tunable laser modules are available (usually in LU1000 laser unit). EPS1000 polarization scrambler/transformer and PM1000 polarimeter are individually accessible, even when they are combined into one unit.



Time-resolved PDL of a rotating electrooptic halfwave plate (EPS1000) as a DUT, extracted from 1024 Mueller matrices recorded with 320 ns temporal spacing.







 With LU1000 or available tunable laser(s), Mueller and Jones matrices can be measured as a function of optical frequency, and PMD is determined. Inverse scattering allows a DGD profile (= differential group delay profile) to be generated (JLT 21(2003)5, p. 1198, JLT 33(2015)10, pp. 2127-2138, 2015).

Measured DGD profile in the PMD vector space of two concatenated, arbitrarily oriented PMFs, with DGDs of 4 and 6.6 ps. Not only the total 1st-order PMD vector but also the structure of the DUT becomes apparent.



# LU1000 Laser Unit

- 1 or 2 lasers, tunable continuously or in steps of 50 GHz (or tbd) according to ITLA MSA. Ultra-narrow linewidth (or tbd)
- 15.5 dBm output power (or tbd), adjustable
- C & L band available, optionally at common output
- Operation via control buttons or SPI or USB using Graphical User Interface, Matlab, Labview or similar
- Desktop unit. Fully compatible with EPS1000 and PM1000 for device characterization

# Novoptel fulfills your needs

- Delivered items come with test protocols. ightarrow
- Customer feedback and requests are taken into account during development and after purchase through free software updates. This has led to new features.
- Special developments upon customer request, e.g. endless optical polarization and phase control at 20 krad/s speed |





Novoptel

# About Novoptel

Novoptel GmbH was founded by Dr.-Ing. Benjamin Koch and Prof. Dr.-Ing. Reinhold Noé in 2010 as a spinoff of the University of Paderborn, Germany, with the aim of developing and delivering novel optics and electronics for telecommunication. Leveraging 2+ decades of pioneer experience in optical polarization control as well as knowledge about the needs of the telecom industry, the two founders and the team have brought this technology to an unprecedented maturity and have developed ultrafast optical endless polarization controllers, polarization scramblers and polarimeters.

# Deutschland Land der Ideen

In 2011, Novoptel and Univ. Paderborn were selected as one of the "365 Landmarks in" Germany, "the Land of Ideas, under the auspices of the German Federal President Christian Wulff. In 2012, Novoptel's ultrafast



endless polarization controller EPC1000 was integrated into the category Technology/Innovation of "Germany at its best", a marketing campaign of the Land North Rhine-Westphalia.

Prior to founding Novoptel, Reinhold Noé co-received the Innovation Award 2008 of the Land North Rhine-Westphalia in the category Innovation, for the first submitted/published synchronous QPSK transmission with DFB lasers (2006) and with polarization multiplex (2007). He has (co-)authored about 300 peer-reviewed journal and conference papers and 160 patent applications and patents.

Novoptel GmbH, EIM-E, Warburger Str. 100, 33098 Paderborn, Germany, Tel. +49 5251 60 2245; Fax +49 5251 60 5827; <u>www.novoptel.com</u>; <u>info@novoptel.com</u>



# **Advance information: PM1000 Polarimeter**

- Measurement of all 4 Stokes parameters, display on Poincaré sphere and in oscilloscope mode. Also available: power, normalized Stokes vector and degree-of-polarization (DOP).
- Three choices for the normalization of Stokes parameters/vectors:
  - Standard: Normalized Stokes vectors are normalized to unit length. Regardless of power and DOP, they appear at the surface of the Poincaré sphere.
  - Exact: Normalized Stokes vectors are normalized only with respect to optical power. For DOP<1 they appear inside the Poincaré sphere. Unpolarized light is displayed at the coordinate origin.
  - Non-normalized: Display of the non-normalized Stokes parameters. This means, the DOP and the optical power determine the length of the displayed S<sub>1</sub>-S<sub>2</sub>-S<sub>3</sub> Stokes vector.
- **50 MHz polarization state sampling frequency**. Averaging (20 ns, 40 ns, 80 ns, ..., 2.68 s), triggering, gating available.
- Full support of EPS1000 polarization scrambler/transformer and EPX1000 polarization controller/demultiplexer and scrambler/transformer for Mueller matrix, Jones matrix, PDL and PMD measurement. An EPS1000 or EPX1000 module can be plugged onto and be operated from the PM1000 module.
- Power consumption: ~5 W (+5 V from included power supply 100-240 V)
- Available as a desktop unit, as a module card, and as an intellectual property (IP) core
- Operation via control buttons of desktop unit or USB or Serial Peripheral Interface (SPI). Software with graphical user interface (GUI) is included. Numeric display on instrument, Poincaré sphere, oscilloscope mode and numeric display by the GUI or by Matlab<sup>™</sup>. Can also be used with Labview<sup>™</sup>.
- Realtime Poincaré sphere display via HDMI connector. 50 MHz sampling frequency, not a single sample is lost! HDMI connection also supports oscilloscope mode and numeric display.
- Realtime operation through Serial Peripheral Interface (SPI) or trigger/gating input/output (BNC connector)
- Optional:
  - Software components for measurement of Mueller and Jones matrix and of PMD
  - Built-in tunable laser
- We are eager to accommodate special requirements.

# Advance information: PMS1000 Polarimeter and Polarization Scrambler/Transformer

- Combination of the PM1000 polarimeter with the EPS1000 polarization scrambler/transformer.
- All functionalities and data of PM1000 and EPS1000, plus the following:
- Opto-mechanical 2x2 switch can connect output of LiNbO<sub>3</sub> polarization transformer directly to input of polarimeter. Insertion loss of each path is therby increased by ~0.5 dB (<1 dB). Applications:</li>
  - Polarimetric reference measurement during the Mueller or Jones matrix measurement of a device under test (DUT)
  - Synthesis of desired polarization states
- Another, optional opto-mechanical 2x2 switch can exchange output of LiNbO<sub>3</sub> polarization transformer and input of polarimeter. This permits backward measurement of a DUT, to determine reciprocity.
- Power consumption: ~15 W (+5 V from included power supply 100-240 V)
- Available as a desktop unit (for fixation of opto-mechanical switch)
- Switching between PM1000 and EPS1000 via control buttons or parallel operation via USB



PMS1000 for measurement of Mueller and Jones matrices and PMD of a device under test (DUT). Optional components are shaded. EPS1000 polarization scrambler/transformer and PM1000 polarimeter are also individually accessible.

- A number of polarization states is generated to determine the Mueller matrix of the device under test. Subsequent calculations yield:
  - Mueller-Jones matrix (= the Mueller matrix made non-depolarizing) and Jones matrix
  - Eigenmodes, retardation, mean loss and polarization-dependent loss (PDL)
  - Decomposition of Mueller and Jones matrices into sequences SBA + PPPS + SBA. Definitions: PPPS = horizontal partial polarizer and phase shifter. SBA = Soleil-Babinet analog = retarder having a retardation between 0 and π and eigenmodes anywhere on the S<sub>2</sub>-S<sub>3</sub> great circle of the Poincaré sphere. An SBA does to horizontal polarization the same as a Soleil-Babinet compensator to circular polarization: partial or full mode conversion with adjustable phase shift.
- With the optional tunable laser or an available tunable laser, Mueller and Jones matrices can be measured as a function of optical frequency, and PMD is determined.

Novoptel GmbH EIM-E Warburger Str. 100 33098 Paderborn Germany Tel. +49 5251 60 2245 Fax +49 5251 60 5827

www.novoptel.com info@novoptel.com



# **User Guide**

# Novoptel

PM1000 Polarimeter



Novoptel GmbH EIM-E Warburger Str. 100 33098 Paderborn Germany www.novoptel.com

## **Revision history**

Version	Date	Remarks	Author
0.2.1	26.01.2015	Draft version	B. Koch
0.2.2	27.02.2015	Register and operation description updated	B. Koch
0.2.3	04.03.2015	Operation description updated	B. Koch
0.2.4	11.03.2015	Description of measurement data files	B. Koch
0.2.5	21.07.2015	Description of PDL measurement	B. Koch
0.2.6	24.07.2015	Remove obsolete registers 96 to 102	B. Koch
0.2.7	05.04.2016	Includes all functions until firmware 1.0.2.1	B. Koch
0.2.8	20.06.2016	GUI v1.0.7.1, firmware 1.0.3.1: 100 MS/s Poincaré live view, delay of BNC trigger input, optional 720p60 output	B. Koch

# Table of contents

Rear panel5
External monitor
Fundamental PM1000 configuration
Register description
Operation of the instrument via front control panel
Reset dark current12
Sphere / oscilloscope
Factory / User calibration12
Connecting the instrument to a PC via USB13
Installing the USB driver13
Connecting the instrument13
Interfacing the instrument via SPI14
Serial interface (SPI) commands14
Serial interface (SPI) timing14
Operation of the instrument via graphical user interface16
Installing the GUI
Basic operation
User Settings20
Memory configuration22
Triggering and gating23
Internal trigger configuration24
User calibration set25
Device Test25
Input Power Histograms
SOP Speed Histograms
Using Matlab to analyze stored data31
Operation of the instrument using Matlab®
Access the USB driver
USB Settings
Transfer protocol



PM1000\_UG\_0\_2\_8\_k01.doc

Burst transfer	35
Operation of the instrument using other programs	36
Firmware upgrade	36
Acronyms	36

# Introduction

The PM1000 polarimeter measures all 4 Stokes parameters at a rate of 100 MHz. The samples can be averaged to increase accuracy at low optical input power. Three normalization modes can be chosen. The calculated states of polarization (SOPs) are displayed on a Poincaré sphere at a connected monitor. This allows the polarimeter to be used without extra computer. It also enables realtime Poincaré sphere display at up to 50 MHz (at 100 MHz, only every second sample is displayed).

To explore the temporal evolution of the polarization, the user can switch the display to oscilloscope view. In this mode, the Stokes parameters are recorded in the polarimeter's memory and then plotted over time. The memory size is 4.3 Gb, i.e. 67 M polarization states can be recorded. The user can shift the oscilloscope plot and zoom into via the front control buttons.

The recording process can be triggered either externally by a BNC input signal or internally by defined SOP or input powerr events. Pre- and post-trigger data is stored. The memory can be read out via the SPI or USB interface. To configure the polarimeter, a graphical user interface (GUI) can be started on a PC that is connected to the polarimeter by USB. The GUI can also load screenshots of the connected monitor to the PC and display the Poincaré sphere.

# **Rear panel**

Figure 1 shows the rear panel of the PM1000.



Fig. 1: PM1000 rear panel.

# **External monitor**

A monitor can be connected to the HDMI output. Defined by the chosen firmware, the HDMI port outputs 1440 x 900 pixels ("WXGA+") or 1280 x 70 pixels ("720p"), both at 60 Hz. A HDMI to DVI cable is included. It must be ensured that the connected monitor supports the chosen display standard!

# Fundamental PM1000 configuration

## **Optical frequency**

The optical frequency value can be adjusted to match that of the analyzed optical input signal.

## Averaging time (ATE)

For accurate SOP measurement at lower optical input powers, internal averaging after the 100 MS/s AD conversion is recommended. The averaging time is denoted by the averaging time exponent (ATE).  $2^{ATE}$  samples are averaged and an effective conversion time of  $2^{ATE}$ .10 ns is achieved. ATE ranges from 0 (100 MS/s) to 20 (95.4 S/s).

## Normalization mode

The PM1000 provides three choices for the normalization of Stokes parameters/ vectors:

- <u>Standard normalization</u>: Stokes vectors are normalized to unit length. Regardless of power and DOP, they appear at the surface of the Poincaré sphere.
- <u>Exact normalization</u>: Stokes vectors are normalized only with respect to optical power. For DOP < 1 (or DOP = 0) they appear inside (or in the center of) the Poincaré sphere.
- <u>Non-normalized</u>: Stokes vectors are normalized only with respect to a user-defined power value, 1 mW by default. This means that DOP and optical power determine the length of the displayed Stokes vector up to a maximum length of 1.

## Memory exponent (ME)

The memory exponent (ME) defines the size of the internal memory block that is being written into. The smallest block is achieved with ME=10 ( $2^{10} = 1024$  samples). The largest block is achieved with ME=26 ( $2^{26} = 67,108,864$  samples).

The memory recording time is derived from ME, ATE and the sampling time 10 ns. At highest speed (ATE=0), the memory is filled within 0.67 seconds, since  $2^{26} \cdot 2^{0} \cdot 10$  ns = 0.67 s.

# **Register description**

Basic functions of the PM1000 are configured using the front control buttons. Advanced functions can be controlled through the USB or SPI port by reading and writing to internal registers, which are described in the following table. Note that the register addresses have an offset of 512. This allows a Novoptel PM1000 polarimeter and EPS1000 polarization scrambler/transformer to be connected to a shared single SPI port. All undefined registers are reserved and should not be written into.

Register address	Name	Bit(s)	Read/ Write	Function
512+0	ALM			Internal alarm code. The alarm can be cleared by
				writing "0" to this register. This is successful only if
				the alarm condition is no longer present.
		0	R/W	Alarm condition present.
		1	R/W	Optical input over range.
		2	R/W	Optical input under range.
		4	R/W	Critical board temperature.
512+1	ATE	90	R/W	Averaging time exponent (ATE), integer range 0 to

				20.		
512+2	PC1	150	R	Photocurrent 1, 16 bit unsigned, averaged according to ATE.		
512+3	PC2	150	R	Photocurrent 2, 16 bit unsigned, averaged according to ATE.		
512+4	PC3	150	R	Photocurrent 3, 16 bit unsigned, averaged according to ATE.		
512+5	PC4	150	R	Photocurrent 4, 16 bit unsigned, averaged according to ATE.		
512+6	LPC2	150	R	Latched copy of photocurrent 2, updated on any read of PC1.		
512+7	LPC3	150	R	Latched copy of photocurrent 3, updated on any read of PC1.		
512+8	LPC4	150	R	Latched copy of photocurrent 4, updated on any read of PC1.		
512+9	PCFP	150	R	Floating point position of photocurrent 1 to 4, updated on any read of PC1.		
512+10	S0uWU	150	R	Input power in µW, integer part.		
512+11	S0uWL	150	R	Input power in $\mu$ W, fractional part. Updated at last read of S0uWU.		
512+12	S1uWU	150	R	S1 of Stokes vector normalized to 1 $\mu$ W, integer part. Offset=2 <sup>15</sup> .		
512+13	S1uWL	150	R	S1 of Stokes vector normalized to 1 $\mu$ W, fractional part. Updated at last read of S1uWU.		
512+14	S2uWU	150	R	S2 of Stokes vector normalized to 1 $\mu$ W, integer part. Offset=2 <sup>15</sup> .		
512+15	S2uWL	150	R	S2 of Stokes vector normalized to 1 $\mu$ W, fractional part. Updated at last read of S2uWU.		
512+16	S3uWU	150	R	S3 of Stokes vector normalized to 1 $\mu W,$ integer part. Offset=2^{15}		
512+17	S3uWL	150	R	S3 of Stokes vector normalized to 1 µW, fractional part. Updated at last read of S3uWU.		
512+18	LS1uWU	150	R	Latched copy of S1uWU, updated on any read of S0uWU		
512+19	LS1uWL	150	R	Latched copy of S1uWL, updated on any read of S0uWU		
512+20	LS2uWU	150	R	Latched copy of S2uWU, updated on any read of S0uWU		
512+21	LS2uWL	150	R	Latched copy of S2uWL, updated on any read of S0uWU		
512+22	LS3uWU	150	R	Latched copy of S3uWU, updated on any read of S0uWU		
512+23	LS3uWL	150	R	Latched copy of S3uWL, updated on any read of S0uWU		
512+24	DOPSt	150	R	Degree of polarization (DOP), 16 bit unsigned, 15 fractional bits		
512+25	S1St	150	R	S1 of Stokes vector "Standard Normalization", 15 fractional bits. Offset=2 <sup>15</sup> .		
512+26	S2St	150	R	S2 of Stokes vector "Standard Normalization", 15 fractional bits. Offset=2 <sup>15</sup> .		
512+27	S3St	150	R	S3 of Stokes vector "Standard Normalization", 15 fractional bits. Offset=2 <sup>15</sup> .		
512+28	LS1St	150	R	Latched copy of S1St, updated on any read of DOPSt		

512+29	LS2St	150	R	Latched copy of S2St, updated on any read of DOPSt	
512+30	LS3St	150	R	Latched copy of S3St, updated on any read of DOPSt	
512+31	DOPEx	150	R	Degree of polarization (DOP), 16 bit unsigned, 15 fractional bits	
512+32	S1Ex	150	R	S1 of Stokes vector "Exact Normalization", 15 fractional bits, Offset=2 <sup>15</sup> .	
512+33	S2Ex	150	R	S2 of Stokes vector "Exact Normalization", 15 fractional bits. Offset=2 <sup>15</sup> .	
512+34	S3Ex	150	R	S3 of Stokes vector "Exact Normalization", 15 fractional bits. Offset=2 <sup>15</sup> .	
512+35	LS1Ex	150	R	Latched copy of S1Ex, updated on any read of DOPEx	
512+36	LS2Ex	150	R	Latched copy of S2Ex, updated on any read of DOPEx	
512+37	LS3Ex	150	R	Latched copy of S3Ex, updated on any read of DOPEx	
512+38	EPow	150	R/W	Reference power level in $\mu$ W for non-normalized Stokes vectors to reach a length of 1.	
512+39	S1Nn	150	R	S1 of Stokes vector "Non-normalized", 15 fractional bits. Offset=2 <sup>15</sup> .	
512+40	S2Nn	150	R	S2 of Stokes vector "Non-normalized", 15 fractional bits. Offset=2 <sup>15</sup> .	
512+41	S3Nn	150	R	S3 of Stokes vector "Non-normalized", 15 fractional bits. Offset=2 <sup>15</sup> .	
512+42	LS2Nn	150	R	Latched copy of S2Nn , updated on any read of EPow	
512+43	LS2Nn	150	R	Latched copy of S2Nn , updated on any read of EPow	
512+44	LS3Nn	150	R	Latched copy of S3Nn , updated on any read of EPow	
512+46	SINrm	10	R/W	Stokes parameters/vector normalization mode, see section <i>Fundamental PM1000 configuration.</i> "00": Non-normalized "01": Standard normalization "10": Exact normalization	
512+48 	UCal	150	R/W	User calibration matrix M with elements M00, M01, M02, M03; M10, M11, M12, M13; M20, M21, M22,	
512+63				M23; M30, M31, M32, M33. Non-normalized Stokes vector = $M \cdot (photocurrent vector)$ .	
512+64	UCalSL	30	R/W	Floating point position of user calibration matrix.	
512+65	SelUCal	0	R/W	"1" switches to user defined calibration matrix.	
		1	W	"1" writes user calibration matrix to flash RAM.	
512+67	MinFreq	150	R	Minimum extrapolated optical frequency in GHz/10, 16 bit unsigned.	
512+68	MaxFreq	150	R	Maximum extrapolated optical frequency in GHz/10, 16 bit unsigned.	
512+69	CurFreq	150	R/W	Current optical frequency in GHz/10, 16 bit unsigned.	
512+70	MinCalFr	150	R	Minimum calibrated optical frequency in GHz/10, 16 bit unsigned.	
512+71	MaxCalFr	150	R	Maximum calibrated optical frequency in GHz/10, 16 bit unsigned.	
512+72		0	W	SDRAM write trigger. Any write of "1" to this register	

SDRAM. Recording period is defined by averaging ATE (register 512+1). 2 <sup>ME</sup> samples will be recorded, defined by the memory exponent ME (register 512+73).           R         SDRAM busy. "1" if recording is in progress.           1         R         "4" if post-trigger data recording is in progress.           2         R/W         Continuous cyclic memory recording enabled (1) or disable(0)           3         R         "4" if a full memory block was recorded since the last trigger           4         R         "4" if SDRAM is busy due to oscilloscope display           5         R         "4" if SDRAM is busy due to oscilloscope display           512+73         40         R/W         SDRAM. The recorded data represents power in pW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+74         3.0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+75         0         R/W         "0" selects of SDRAM, bits 2516           512+76         150         R         The number of recorded Blocks after last SDRAM trigger           512+77         90         R         Current write address of SDRAM, bits 2516           512+78         150         R         The number of recorded Blocks after last SDRAM           512+81         90         R         The sto				bit will trigger a recording of the sampled SOPs in the
ATE (register 512+1). 2 <sup>wE</sup> samples will be recorded, defined by the memory exponent ME (register 512+73).           R         SDRAM busy. "1" if recording is in progress.           1         R           2         R/W           Continuous cyclic memory recording enabled (1) or disabled(0)           3         R           4         R           4         R           4         R           4         R           4         R           4         R           4         R           4         R           4         R           4         R           5         R           5         R           5         R           5         R           7         r ables automatic retrigger for next memory block           4         R           4         R           512+73         40           30         R/W           Negative exponent ME (max. 26)           512+75         0           6         R/W           70" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           1         R         Power/DOP selection update at last SDRA				SDRAM. Recording period is defined by averaging
image: space of the second s				ATE (register 512+1). 2 <sup>ME</sup> samples will be recorded,
Image: single state in the second state state state state state in the second state state state in the second state state state state state in the second state state state in the second state state state in the second state state state state state in the second state state state state state in the second state s				defined by the memory exponent ME (register
R         SDRAM busy. "1" if recording is in progress.           1         R         "1" if post-trigger data recording is in progress.           2         R/W         Continuous cyclic memory recording enabled (1) or disabled(0)           3         R         "1" if a full memory block was recorded since the last trigger           W         "1" if SDRAM is busy due to oscilloscope display           5         R         "1" if SDRAM is busy due to oscilloscope display           512+73         4.0         R/W         SDRAM memory exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         150         R         Current write address of SDRAM, bits 2516           512+77         90         R         Current write address of SDRAM, bits 2516           512+78         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         The stop address in the selected memory block, bits 150           512+79         150         R         The stop address in the selected memory block, bits 2516           512+80         150				512+73).
1         R         "1" if post-trigger data recording is in progress.           2         R/W         Continuous cyclic memory recording enabled (1) or disabled(0)           3         R         "1" if a full memory block was recorded since the last trigger           W         "1" enables automatic retrigger for next memory block           4         R         "1" if SDRAM is busy due to oscilloscope display           512+73         4.0         R/W         SDRAM is busy due to oscilloscope display           512+74         3.0         R/W         SDRAM memory exponent ME (max. 26)           512+74         3.0         R/W         Negative exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+75         0         R/W         "0" selects Powert-Stokes to be recorded, "1" selects DOP-Stokes           1         R         Power/DOP selection updated at last SDRAM trigger           512+76         150         R         Current write address of SDRAM, bits 150           512+77         90         R         Current write address of SDRAM, bits 2516           512+78         150         R/W         Selects a memory block           512+80         150         R/W         Maximum number of m			R	SDRAM busy. "1" if recording is in progress.
2         R.W         Continuous cyclic memory recording enabled (1) or disabled(0)           3         R         "1" if a full memory block was recorded since the last trigger           W         "1" enables automatic retrigger for next memory block           4         R         "1" if SDRAM is busy due to oscilloscope display           512+73         4.0         R.W         SDRAM memory exponent ME (max. 26)           512+74         3.0         R/W         Negative exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         15.0         R         Current write address of SDRAM, bits 15.0           512+77         9.0         R         Current write address of SDRAM, bits 25.16           512+78         15.0         R         The number of recorded Blocks after last SDRAM trigger           512+79         15.0         R/W         Selects a memory block           512+81         9.0         R         The stop address in the selected memory block, bits 15.0           512+82         9.0         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.		1	R	"1" if post-trigger data recording is in progress.
isabled(0)         isabled(0)         isabled(0)           isabled(1)         isabled(1)         isabled(1)           isabled(1)         isabled(1)         isabled(1)		2	R/W	Continuous cyclic memory recording enabled (1) or
3         R         "1" if a full memory block was recorded since the last trigger           W         "1" enables automatic retrigger for next memory block           4         R         "1" if SDRAM is busy due to oscilloscope display           512+73         4.0         RW         SDRAM memory exponent ME (max. 26)           512+74         3.0         R/W         SDRAM memory exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+76         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         15.0         R         Current write address of SDRAM, bits 15.0           512+77         9.0         R         Current write address of SDRAM, bits 25.16           512+78         15.0         R         The number of recorded Blocks after last SDRAM trigger           512+79         15.0         R         The stop address in the selected memory block, bits 15.0           512+80         15.0         R         The stop address in the selected memory block, bits 25.16           512+81         9.0         R         The stop address in the selected memory block, bits 25.16           512+82         9.0         R         The stop address in the selected memory block, bits				disabled(0)
Image: space of the select of the s		3	R	"1" if a full memory block was recorded since the last
W         ""1" enables automatic retrigger for next memory block           4         R         "1" if SDRAM is busy due to oscilloscope display           512+73         40         R/W         SDRAM memory exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+75         0         R/W         Negative exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+76         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+77         90         R         Current write address of SDRAM, bits 150           512+78         150         R         Current write address of SDRAM, bits 2516           512+79         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         The stop address in the selected memory block, bits 2516           512+80         150         R         The stop address in the selected memory block, bits 2516           512+81         90         R         Current diff. betw. input power and reference in µW           512+83         150         R/W <td< td=""><td></td><td></td><td></td><td>trigger</td></td<>				trigger
Image: block         block           4         R         "1" if SDRAM is busy due to oscilloscope display           512+73         40         R/W         SDRAM memory exponent ME (max. 26)           512+74         30         R/W         SDRAM memory exponent ME (max. 26)           512+74         30         R/W         Negative exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         15.0         R         Current write address of SDRAM, bits 150           512+77         90         R         Current write address of SDRAM, bits 2516           512+78         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         The stop address in the selected memory block, bits 150           512+81         90         R         The stop address in the selected memory block, bits 150           512+81         90         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+83         150         R/W         Input power trigger threshold in µW <t< td=""><td></td><td></td><td>W</td><td>"1" enables automatic retrigger for next memory</td></t<>			W	"1" enables automatic retrigger for next memory
4         R         ""1" if SDRAM is busy due to oscilloscope display           512+73         4.0         R/W         SDRAM memory exponent ME (max. 26)           512+74         30         R/W         Negative exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP-Stokes           512+76         15.0         R         Current write address of SDRAM, bits 150           512+77         90         R         Current write address of SDRAM, bits 2516           512+78         150         R         Current write address of SDRAM, bits 2516           512+79         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         The stop address in the selected memory block, bits 150           512+80         150         R         The stop address in the selected memory block, bits 2516           512+81         90         R         Current diff. betw. input power and reference in µW           512+81         90         R         The stop address in the selected memory block, bits 2516           512+83         150         R				block
5         R         """ "SDRAM is busy due to Poincaré sphere display           512+73         4.0         R/W         SDRAM memory exponent ME (max. 26)           512+74         3.0         R/W         Negative exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         15.0         R         Current write address of SDRAM, bits 15.0           512+77         9.0         R         Current write address of SDRAM, bits 2516           512+77         9.0         R         The number of recorded Blocks after last SDRAM trigger           512+79         15.0         R         The number of recorded Blocks after last SDRAM           512+80         15.0         R         The stop address in the selected memory block, bits 15.0           512+81         9.0         R         The stop address in the selected memory block, bits 15.0           512+81         9.0         R         Current diff. betw. input power and reference in µW           512+82         9.0         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+83         150 <t< td=""><td></td><td>4</td><td>R</td><td>"1" if SDRAM is busy due to oscilloscope display</td></t<>		4	R	"1" if SDRAM is busy due to oscilloscope display
512+73         4.0         R/W         SDRAM memory exponent ME (max. 26)           512+74         3.0         R/W         Negative exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW left-shifted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         15.0         R         Current write address of SDRAM, bits 15.0           512+77         9.0         R         Current write address of SDRAM, bits 2516           512+78         150         R         Current write address of SDRAM, bits 2516           512+79         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         Selects a memory block           512+80         150         R         The stop address in the selected memory block, bits 150           512+81         90         R         The stop address in the selected memory block, bits 2516           512+82         90         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+83         150         R/W         Input power reference in µW           512+84         150         R/W		5	R	"1" if SDRAM is busy due to Poincaré sphere display
512+74         3.0         RW         Negative exponent for 16 bit power vector recorded to SDRAM. The recorded data represents power in µW lefts-fitted bitwise by this value. The shifting reduces quantization errors when recording at low input powers.           512+75         0         RW         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         1.0         R         Current write address of SDRAM, bits 15.0           512+77         9.0         R         Current write address of SDRAM, bits 15.0           512+77         9.0         R         Current write address of SDRAM, bits 25.16           512+78         15.0         R         The number of recorded Blocks after last SDRAM trigger           512+79         15.0         R         The stop address in the selected memory block, bits 15.0           512+80         15.0         R         The stop address in the selected memory block, bits 25.16           512+81         9.0         R         The stop address in the selected memory block, bits 25.16           512+81         9.0         R         The stop address in the selected memory block, bits 25.16           512+81         9.0         R         The stop address in the selected memory block, bits 25.16           512+83         15.0         R         The stop address in the selected memory block, bits 25.16           512+83	512+73	40	R/W	SDRAM memory exponent ME (max. 26)
bit         bit         bit         bit         bit           512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         15.0         R         Current write address of SDRAM, bits 15.0           512+77         9.0         R         Current write address of SDRAM, bits 25.16           512+78         15.0         R         The number of recorded Blocks after last SDRAM trigger           512+79         15.0         RW         Selects a memory block           512+80         15.0         R         The stop address in the selected memory block, bits 25.16           512+81         9.0         R         The stop address in the selected memory block, bits 25.16           512+82         9.0         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+82         9.0         R/W         Input power trigger threshold in µW           512+83         15.0         R/W         Input power trigger mode. Default is 512.           512+84         15.0         R/W         Input power trigger mode. Default is 512.           512+85         15.0         R/W         Input power t	512+74	30	R/W	Negative exponent for 16 bit power vector recorded
$ \left  \begin{array}{c c c c c c c c c c c c c c c c c c c $				to SDRAM. The recorded data represents power in
input powers.         reduces quantization errors when recording at low input powers.           512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         15.0         R         Current write address of SDRAM, bits 15.0           512+77         9.0         R         Current write address of SDRAM, bits 25.16           512+77         9.0         R         Current write address of SDRAM, bits 25.16           512+78         15.0         R         The number of recorded Blocks after last SDRAM trigger           512+79         15.0         R/W         Selects a memory block           512+80         15.0         R         The stop address in the selected memory block, bits 15.0           512+81         9.0         R         The stop address in the selected memory block, bits 25.16           512+82         9.0         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+82         9.0         R/W         Input power reference in µW           512+83         15.0         R         Input power reference in µW           512+84         15.0         R/W         Input power reference in µW           512+85         15.0         R/W         Input power reference in µW           5				μW left-shifted bitwise by this value. The shifting
512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         1         R         Power/DOP selection updated at last SDRAM trigger           512+76         15.0         R         Current write address of SDRAM, bits 15.0           512+77         90         R         Current write address of SDRAM, bits 2516           512+78         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         The stop address in the selected memory block, bits 150           512+80         150         R         The stop address in the selected memory block, bits 150           512+81         90         R         The stop address in the selected memory block, bits 2516           512+82         90         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+83         150         R/W         Input power trigger threshold in µW           512+83         150         R/W         Input power trigger threshold in µW           512+84         150         R/W         Input power trigger threshold in µW           512+85         150         R/W         Input power trigger threshold in µW           512+86         0         R/W				reduces quantization errors when recording at low
512+75         0         R/W         "0" selects Power+Stokes to be recorded, "1" selects DOP+Stokes           512+76         1         R         Power/DOP selection updated at last SDRAM trigger           512+76         15.0         R         Current write address of SDRAM, bits 15.0           512+77         90         R         Current write address of SDRAM, bits 2516           512+78         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         The stop address in the selected memory block, bits 15.0           512+80         90         R/W         Selects a memory block         sits 2516           512+81         90         R         The stop address in the selected memory block, bits 2516           512+82         90         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+83         150         R/W         Input power reference in µW           512+84         150         R/W         Input power reference in µW           512+84         150         R/W         Input power reference in µW           512+85         150         R/W				input powers.
Image: bit with the second s	512+75	0	R/W	"0" selects Power+Stokes to be recorded, "1" selects
1         R         Power/DOP selection updated at last SDRAM trigger           512+76         150         R         Current write address of SDRAM, bits 150           512+77         90         R         Current write address of SDRAM, bits 2516           512+78         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         Selects a memory block           512+80         150         R         The stop address in the selected memory block, bits 150           512+81         90         R         The stop address in the selected memory block, bits 2516           512+82         90         R         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+82         90         R         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+83         150         R         Input power reference in $\mu W$ 512+84         150         R         Input power reference in $\mu W$ 512+85         150         R         Input power reference in $\mu W$ 512+86         0         R/W         Input power reference for inter				DOP+Stokes
512+76         150         R         Current write address of SDRAM, bits 150           512+77         90         R         Current write address of SDRAM, bits 2516           512+78         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R         The stop address in the selected memory block, bits 150           512+80         150         R         The stop address in the selected memory block, bits 150           512+81         90         R         The stop address in the selected memory block, bits 2516           512+82         90         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+83         150         R/W         Input power trigger threshold in µW           512+84         150         R/W         Input power reference in µW           512+85         150         R/W         Input power reference in µW           512+86         0         R/W         Input power reference in µW           512+86         0         R/W         Stokes parameter 1 of external Stokes vector elay           512+87         150         R/W         Stokes pa		1	R	Power/DOP selection updated at last SDRAM trigger
512+77         9.0         R         Current write address of SDRAM, bits 2516           512+78         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R/W         Selects a memory block           512+79         150         R         The stop address in the selected memory block, bits 150           512+80         150         R         The stop address in the selected memory block, bits 2516           512+81         90         R         The stop address in the selected memory block, bits 2516           512+82         90         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+83         150         R         Unrent diff. betw. input power and reference in µW           512+84         150         R/W         Input power reference for internal trigger signal: "0": External Stokes vector           512+85         150         R/W         Define reference for internal trigger signal: "0": External Stokes vector           512+86         0         R/W         Number of clock cycles for Stokes vector delay           512+86         0         R/W         Stokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .           512+87         150         R/W         Stokes paramete	512+76	15.0	R	Current write address of SDRAM bits 15.0
512+77         51.0         R         Content while address or SDF(RW), bits 20.10           512+78         150         R         The number of recorded Blocks after last SDRAM trigger           512+79         150         R/W         Selects a memory block           512+80         150         R         The stop address in the selected memory block, bits 150           512+81         90         R         The stop address in the selected memory block, bits 2516           512+82         90         R/W         Maximum number of memory blocks in automatic retrigger mode. Default is 512.           512+83         150         R         Current diff. betw. input power and reference in µW           512+84         150         R/W         Input power reference in µW           512+84         150         R/W         Input power reference in µW           512+85         150         R/W         Input power reference in µW           512+86         0         R/W         Input power reference for internal trigger signal: "0": External Stokes vector           512+86         150         R/W         Number of clock cycles for Stokes vector delay           512+87         150         R/W         Stokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .           512+88	512+77	0 0	R	Current write address of SDRAM bits 25, 16
512+73       150       R       The infinite of recorded blocks after last SDRAM         512+79       150       R/W       Selects a memory block         512+80       150       R       The stop address in the selected memory block, bits 150         512+81       90       R       The stop address in the selected memory block, bits 2516         512+82       90       R/W       Maximum number of memory blocks in automatic retrigger mode. Default is 512.         512+82       90       R/W       Maximum number of memory blocks in automatic retrigger mode. Default is 512.         512+83       150       R       Current diff. betw. input power and reference in $\mu$ W         512+84       150       R/W       Input power reference in $\mu$ W         512+85       150       R/W       Input power reference in $\mu$ W         512+86       0       R/W       Define reference for internal trigger signal: "0": External Stokes vector "1": Internal delayed Stokes vector         512+86       0       R/W       Number of clock cycles for Stokes vector delay         512+87       150       R/W       Stokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+88       150       R/W       Stokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .	512+77	15 0	P	The number of recorded Blocks after last SDRAM
512+79150R/WSelects a memory block512+80150RThe stop address in the selected memory block, bits 150512+8190RThe stop address in the selected memory block, bits 2516512+8290R/WMaximum number of memory blocks in automatic retrigger mode. Default is 512.512+83150RCurrent diff. betw. input power and reference in µW512+84150R/WInput power trigger threshold in µW512+85150R/WInput power reference in µW512+860R/WInput power reference in µW512+860R/WNumber of clock cycles for Stokes vector "1": Internal delayed Stokes vector61R/WNumber of clock division of Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+88150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+89150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+90150	512+70	150		trigger
512110150RThe stop address in the selected memory block, bits512+80150RThe stop address in the selected memory block, bits512+8190RThe stop address in the selected memory block, bits512+8290R/WMaximum number of memory blocks in automatic retrigger mode. Default is 512.512+83150RCurrent diff. betw. input power and reference in $\mu$ W512+84150R/WInput power trigger threshold in $\mu$ W512+85150R/WInput power reference in $\mu$ W512+860R/WNumber of clock cycles for Stokes vector "1": Internal delayed Stokes vector61R/WNumber of clock division of Stokes vector "1": Internal delayed Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+87150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+88150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+90150R/WTrigger threshold for internal SOP trigger signal512+90150R/WTrigger threshold for internal SOP trigger signal512+910R/WTrigger threshold for internal SOP trigger signal	512+79	15.0	R/W	Selects a memory block
512-8016.0N15.015.0512+8190RThe stop address in the selected memory block, bits 2516512+8290R/WMaximum number of memory blocks in automatic retrigger mode. Default is 512.512+83150RCurrent diff. betw. input power and reference in $\mu$ W512+84150R/WInput power trigger threshold in $\mu$ W512+85150R/WInput power reference in $\mu$ W512+860R/WDefine reference for internal trigger signal: "0": External Stokes vector "1": Internal delayed Stokes vector reference. 15 fractional bits. Offset=215.512+87150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=215.512+88150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WTrigger threshold for internal SOP trigger signal512+90150R/WTrigger threshold for internal SOP trigger signal512+910R/WTrigger threshold for internal SOP trigger signal	512+80	15.0	R	The stop address in the selected memory block bits
512+81       9.0       R       The stop address in the selected memory block, bits 2516         512+82       9.0       R/W       Maximum number of memory blocks in automatic retrigger mode. Default is 512.         512+83       15.0       R       Current diff. betw. input power and reference in µW         512+84       15.0       R/W       Input power trigger threshold in µW         512+85       15.0       R/W       Input power reference in µW         512+86       0       R/W       Input power reference for internal trigger signal: "0": External Stokes vector "1": Internal delayed Stokes vector         61       R/W       Number of clock cycles for Stokes vector delay         512+87       150       R/W       Stokes parameter 1 of external Stokes vector delay         512+87       150       R/W       Stokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+88       150       R/W       Stokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+88       150       R/W       Stokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+89       150       R/W       Stokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+90       150       R       Current internal	0.2.00			150
512+8290R/WMaximum number of memory blocks in automatic retrigger mode. Default is 512.512+83150RCurrent diff. betw. input power and reference in µW512+84150R/WInput power trigger threshold in µW512+85150R/WInput power reference in µW512+860R/WDefine reference for internal trigger signal: "0": External Stokes vector "1": Internal delayed Stokes vector61R/WNumber of clock cycles for Stokes vector delay 107512+87150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=215.512+88150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WTrigger threshold for internal SOP trigger signal512+91150R/WTrigger threshold for internal SOP trigger signal512+920R/W"11" enables SOP event trigger signal	512+81	90	R	The stop address in the selected memory block, bits
512+8290R/WMaximum number of memory blocks in automatic retrigger mode. Default is 512.512+83150RCurrent diff. betw. input power and reference in µW512+84150R/WInput power trigger threshold in µW512+85150R/WInput power reference in µW512+860R/WDefine reference for internal trigger signal: "0": External Stokes vector "1": Internal delayed Stokes vector61R/WNumber of clock cycles for Stokes vector delay107R/WExponent for clock division of Stokes vector delay512+87150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+88150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .512+90150R/WTrigger threshold for internal SOP trigger signal512+910R/WTrigger threshold for internal SOP trigger signal				2516
stateretrigger mode. Default is 512.512+83150RCurrent diff. betw. input power and reference in μW512+84150R/WInput power trigger threshold in μW512+85150R/WInput power reference in μW512+860R/WDefine reference for internal trigger signal: "0": External Stokes vector "1": Internal delayed Stokes vector61R/WNumber of clock cycles for Stokes vector delay512+87150R/WExponent for clock division of Stokes vector delay512+88150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WTrigger threshold for internal SOP trigger signal512+91150R/WTrigger threshold for internal SOP trigger signal	512+82	90	R/W	Maximum number of memory blocks in automatic
512+83150RCurrent diff. betw. input power and reference in µW512+84150R/WInput power trigger threshold in µW512+85150R/WInput power reference in µW512+860R/WDefine reference for internal trigger signal: "0": External Stokes vector "1": Internal delayed Stokes vector "1": Internal delayed Stokes vector delay512+87150R/WNumber of clock cycles for Stokes vector delay tokes vector delay512+88150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150RCurrent internal SOP trigger signal512+91150R/WTrigger threshold for internal SOP trigger signal512+920R/W"1" enables SOP event trigger ind				retrigger mode. Default is 512.
512+84150R/WInput power trigger threshold in $\mu$ W512+85150R/WInput power reference in $\mu$ W512+860R/WDefine reference for internal trigger signal: "0": External Stokes vector "1": Internal delayed Stokes vector61R/WNumber of clock cycles for Stokes vector delay107R/WExponent for clock division of Stokes vector delay512+87150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=215.512+88150R/WStokes parameter 2 of external Stokes vector 	512+83	150	R	Current diff. betw. input power and reference in $\mu W$
512+85150R/WInput power reference in $\mu$ W512+860R/WDefine reference for internal trigger signal: "0": External Stokes vector "1": Internal delayed Stokes vector61R/WNumber of clock cycles for Stokes vector delay107R/WExponent for clock division of Stokes vector delay512+87150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=215.512+88150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+91150R/WTrigger threshold for internal SOP trigger signal512+920R/WTrigger threshold for internal SOP trigger signal	512+84	150	R/W	Input power trigger threshold in µW
512+86       0       R/W       Define reference for internal trigger signal: "0": External Stokes vector "1": Internal delayed Stokes vector         61       R/W       Number of clock cycles for Stokes vector delay         107       R/W       Exponent for clock division of Stokes vector delay         512+87       150       R/W       Stokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+88       150       R/W       Stokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+89       150       R/W       Stokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+89       150       R/W       Stokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+90       150       R       Current internal SOP trigger signal         512+91       150       R/W       Trigger threshold for internal SOP trigger signal	512+85	150	R/W	Input power reference in µW
61R/WNumber of clock cycles for Stokes vector "1": Internal delayed Stokes vector delay512+87107R/WExponent for clock division of Stokes vector delay512+87150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=215.512+88150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+91150R/WTrigger threshold for internal SOP trigger signal512+920R/W"1" enables SOP event trigger ind	512+86	0	R/W	Define reference for internal trigger signal:
61R/WNumber of clock cycles for Stokes vector delay107R/WExponent for clock division of Stokes vector delay512+87150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=215.512+88150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+91150R/WTrigger threshold for internal SOP trigger signal512+920R/W"1" enables SOP event triggering				"0": External Stokes vector
61       R/W       Number of clock cycles for Stokes vector delay         107       R/W       Exponent for clock division of Stokes vector delay         512+87       150       R/W       Stokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+88       150       R/W       Stokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+89       150       R/W       Stokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+89       150       R/W       Stokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+89       150       R/W       Stokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+90       150       R       Current internal SOP trigger signal         512+91       150       R/W       Trigger threshold for internal SOP trigger signal         512+92       0       R/W       "1" enables SOP event triggering				"1": Internal delayed Stokes vector
107R/WExponent for clock division of Stokes vector delay512+87150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=215.512+88150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+91150RCurrent internal SOP trigger signal512+920R/WTrigger threshold for internal SOP trigger signal		61	R/W	Number of clock cycles for Stokes vector delay
512+87150R/WStokes parameter 1 of external Stokes vector reference. 15 fractional bits. Offset=215.512+88150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150RCurrent internal SOP trigger signal512+91150R/WTrigger threshold for internal SOP trigger signal512+920R/W"1" enables SOP event triggering		107	R/W	Exponent for clock division of Stokes vector delay
Image: state s	512+87	150	R/W	Stokes parameter 1 of external Stokes vector
512+88150R/WStokes parameter 2 of external Stokes vector reference. 15 fractional bits. Offset=215.512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150RCurrent internal SOP trigger signal512+91150R/WTrigger threshold for internal SOP trigger signal512+920R/W"1" enables SOP event triggering				reference. 15 fractional bits. Offset=2 <sup>15</sup> .
15.0       R/W       Stokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+89       150       R/W       Stokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=2 <sup>15</sup> .         512+90       150       R       Current internal SOP trigger signal         512+91       150       R/W       Trigger threshold for internal SOP trigger signal         512+92       0       R/W       "1" enables SOP event triggering	512+88	150	R/W	Stokes parameter 2 of external Stokes vector
512+89150R/WStokes parameter 3 of external Stokes vector reference. 15 fractional bits. Offset=215.512+90150RCurrent internal SOP trigger signal512+91150R/WTrigger threshold for internal SOP trigger signal512+920R/W"1" enables SOP event triggering				reference. 15 fractional bits. Offset=2 <sup>15</sup> .
reference.     15 fractional bits.     Offset=2 <sup>15</sup> .       512+90     150     R     Current internal SOP trigger signal       512+91     150     R/W     Trigger threshold for internal SOP trigger signal       512+92     0     R/W     "1" enables SOP event triggering	512+89	150	R/W	Stokes parameter 3 of external Stokes vector
512+90150RCurrent internal SOP trigger signal512+91150R/WTrigger threshold for internal SOP trigger signal512+920R/W"1" enables SOP event triggering				reference. 15 fractional bits. Offset=2 <sup>15</sup> .
512+91     150     R/W     Trigger threshold for internal SOP trigger signal       512+92     0     R/W     "1" enables SOP event triggering	512+90	150	R	Current internal SOP trigger signal
512+92 0 R/W "1" enables SOP event triggering	512+91	150	R/W	Trigger threshold for internal SOP trigger signal
	512+92	0	R/W	"1" enables SOP event triggering.
1 RW "1" enables SOP event gating		1	R/W	"1" enables SOP event gating.
		1	I	

	2	R/W	SOP event triggering/gating: "0": Active high/rising
			edge. "1": Active low/falling edge
	3	R/W	"1" enables external triggering through BNC.
	4	R/W	"1" enable external gating through BNC.
	5	R/W	External triggering/gating: "0": Active high/rising
	_	-	edge. "1": Active low/falling edge
	6	R/W	"1" enables input power event triggering.
	7	R/W	"1" enables input power event gating.
	8	R/W	Input power triggering/gating: "0". Active high/rising
	Ū.		edge. "1": Active low/falling edge
512+93	0	R/W	When set to "0", this bit will become "1" after the next
012100	Ũ		triager event.
512+95	30	R/W	Undersampling exponent for SDRAM readout, 4 bit
		,	unsigned
512+96	15.0	R/W	Memory (SDRAM) recording stop address:
		-	If >0, the memory recording will stop at this address.
			If 0, recording will stop at the address 2 <sup>ME</sup> -1.
512+104	150	W	Code 39293 triggers SDRAM high speed transfer.
512+105	150	R/W	Bits 150 of SDRAM high speed read address
512+106	90	R/W	Bits 2516 of SDRAM high speed read address
512+107	150	R/W	Number of addresses to be transferred in SDRAM
		,	high speed mode.
512+128	150	R	Firmware version as 4 digit BCD
512+129	15.0	R	Device DNA word 3 (DNA bits 63 48) (same as
0121120	10110		read via JTAG)
512+130	150	R	Device DNA word 2 (DNA bits 4732) (same as
			read via JTAG)
512+131	150	R	Device DNA word 1 (DNA bits 3116) (same as
			read via JTAG)
512+132	150	R	Device DNA word 0 (DNA bits 150) (same as read
			via JTAG)
512+133	150	R	Module Serial Number
512+134	150	R	Maximum input power in µW
512+144	150	R	Module Type as 32 character string. Beginning at
			512+144, each Register contains two bytes,
512+159			representing two ASCII-coded characters.
512+186	10	R/W	Selects display type at connected monitor:
			"00" selects Poincaré sphere live view
			"01" selects Poincaré sphere memory view
			"10" selects Oscilloscope view
			"11" tbd
512+187	0	R/W	"1" enables automatic Poincaré sphere refresh
512+188	150	R/W	Automatic Poincaré sphere refresh period in
			milliseconds, 16 bit unsigned
512+189	150	W	Any write transaction to this register clears the
			Poincaré sphere on the connected monitor.
512+204	110	R/W	HDMI frame buffer pixel row
512+205	90	R/W	HDMI frame buffer pixel column
512+206	150	R	HDMI frame buffer pixel data code
512+207	0	R/W	"0" freezes HDMI frame buffer
512+226	150	R/W	BNC input debounce time * 10 ns. At 50 (default), the
			status of the input is adopted after 500 ns without
			toggling.

512+227	80	R/W	BNC input delay time * 10 ns. At 10 (default), the
			signal is delayed by 100 ns. Bits 8 and 7 exist only in
			firmware 1.0.3.1 or newer
	129	R/W	Only in firmware 1.0.3.1 or newer:
			Clock exponent for BNC input delay line.
	1513	R/W	Only in firmware 1.0.3.1 or newer:
			Number of BNC trigger events that are ignored after
			every activation of a recording.
512+229	150	R	Returns the power histogram count according to
			histogram address and bit selector
512+230	90	R/W	Histogram address
	1514	R/W	Histogram bit selector
			"00": Bits 150 of histogram count are read
			"01": Bits 3116 of histogram count are read
			"1X": Bits 4732 of histogram count are read
512+231	150	R	Returns the SOP speed histogram count according
			to histogram address and bit selector
512+232	30	W	Histogram control
			Bit 0: "1" starts the SOP speed histogram count.
			Bit 1: "1" stops the SOP speed histogram count.
			Bit 2: "1" starts the power histogram count.
			Bit 3: "1" stops the power histogram count.
512+234	30	R/W	SOP speed histogram right shift bits. With a value he
			given by this register, the maximum histogram bin
			(address 1023) refers to 8 rad / 2 <sup>he</sup> .
512+236	50	R/W	Number of clock cycles for SOP speed interval
	106	R/W	Exponent for clock division of SOP speed interval
512+237	10	R/W	Input power histogram selector
			"00": The current input power value is recorded
			"01": The power difference between current and
			delayed value is recorded
	63	R/W	Power histogram right shift bits. With a value he
			given by this register, the maximum histogram bin
			(address 1023) refers to 8192 µW / 2 <sup>he</sup> .
512+238	50	R/W	Number of clock cycles for power interval
	106	R/W	Exponent for clock division of power interval

# Operation of the instrument via front control panel

The polarimeter firmware provides a cyclic menu, the keywords of which are shown on the OLED display. The menu structure is

Optical frequency							
Averaging time (ATE)							
Normalization mode							
Sphere / Oscilloscope							
Rotate H / Zoom							
Rotate V / Shift							
Memory exponent (ME)							
Reset dark current							
Factory / User calibration							

The control buttons *UP* and *DOWN* let you to navigate through the menu. The control buttons *LEFT* and *RIGHT* change a selected setting or value.

## Reset dark current

Especially at low input powers, recalibration of the 4 photodetector's dark currents can improve measurement accuracy. Use the *UP/DOWN* buttons to navigate through the menu until *Reset dark current* is displayed. Disable any optical input signal and press the *RIGHT* button twice. The new dark current values are then stored in the correspondent registers.

# Sphere / oscilloscope

This menu item lets you select between the following display modes:

## Poincaré live

The current SOP is displayed as a point in or on the Poincaré sphere. The SOPs are plotted in red if they lie on the front side of the sphere and blue if they lie on the back side. Points of past SOPs are kept in infinite persistence. According to the selected ATE (averaging) value, new points are plotted with a frequency of up to 50 MHz. Pushing the center button or rotating the sphere clears the SOPs on the sphere.

## Poincaré memory

SOPs stored in the memory are being displayed. This is useful if you want to explore the evolution of a recorded SOP event in the Stokes space. If the sphere is rotated, memory data is loaded anew.

## <u>Oscilloscope</u>

The 4 Stokes parameters stored in the memory are being plotted as curves over time to illustrate the temporal evolution of a recorded SOP event. Push the center button to trigger a new measurement.

# Factory / User calibration

By default, the PM1000 uses an internal factory calibration set which is valid for the specified wavelength range. By the GUI, the user can also write/read user calibration data to/from the polarimeter which is valid for only one specific wavelength. The user calibration can be

stored permanently in the polarimeter so that it can be accessed through the polarimeter menu without a PC.

# Connecting the instrument to a PC via USB

The instrument communicates by a USB IC FT232H from FTDI (Future Technology Devices International Limited, <u>http://www.ftdichip.com</u>).

The Novoptel PM1000 Graphical User Interface (= GUI) is compiled on a Microsoft Windows 7 64 Bit system.

# Installing the USB driver

Execute the installation program of the provided USB driver (*CDM v2.10.00 WHQL Certified.exe*). You will find more detailed information about the driver at <a href="http://www.ftdichip.com/Support/Documents/InstallGuides.htm">http://www.ftdichip.com/Support/Documents/InstallGuides.htm</a>.

# Connecting the instrument

After the driver is installed successfully, connect PC and instrument using the provided USB cable. Wait until Windows has recognized the USB device and shown an acknowledgement message. Power the instrument with the provided power supply and switch it on.

# Interfacing the instrument via SPI

All internal registers can also accessed by SPI. The SPI interface allows communication with much lower latency than USB. The SPI connector at the backside of the device provides the following connection:



Transmission starts with falling edge of CS and ends with rising edge of CS. After falling edge of CS, the command is transmitted. SDI is sampled with rising edge of SCK. Maximum SCK frequency is 500 kHz. Command and data word length is 16 bit each. MSB of command and data word is sent first, LSB last. If a valid *register read* (RDREG) command is received, the SDO output register shifts with falling edge of SCK to transmit the requested data word. Otherwise SDO remains in high impedance state. Data transfer to the device continues directly after transmitting a *register write* (WRREG) command.

# Serial interface (SPI) commands

Command	Code	Data	Function
RDREG	0XXXh	OUT	Read register XXXh (for definition see USB section)
WRREG	1XXXh	IN	Write register XXXh (for definition see USB section)



# Serial interface (SPI) timing

## Fig. 2: Timing of SPI port.

Symbol	Description	Min	Max	Units
Т <sub>сsск</sub>	CS low to SDCK high	120	-	ns
T <sub>CKCS</sub>	SDCK low to CS high	120	-	ns
TSDCKL	SDCKL low time	1	-	μs

TSDCKH	SDCKL high time	1	—	μs
T <sub>SETUP</sub>	SDI egde to SDCK high (setup time)	30	—	ns
THOLD	SDCK to SDI edge (hold time)	30	-	ns
Тско	SDCK edge to stable SDO	-	100	ns

# Operation of the instrument via graphical user interface

# Installing the GUI

Any previous version of the graphical user interface has to be uninstalled first. For installation, execute *setup.exe* in the folder *PM\_GUI\_XXXX*. Follow the instructions of the installation dialogue.

If not found on the PC, Microsoft .NET Framework 4.5 will be installed during installation of the GUI. In addition, the Visual Basic Power Packs will be required to be installed. They can be downloaded using the following link:

💦 Novoptel PM1000 Polarimeter Interface					
Device Tools Settings H	Help				
Status: Connected	Memory Triggering / Gating Internal Trigger Calibration Device Test				
Frequency (THz): 193,40 🛬	Stokes + Power ▼ Power (in μW) fractional bits: 6 🚔 📝 auto				
ATE: 7 🚔 (781,3 kS/s)	ME: 10 🚔 (1 KiS/Block) Memory Recording Time: 1,3 ms				
Stokes Vector Normalization:	Start     Trigger-Event Recording       Multiple Events     512     Events				
Input Power Distrib.	Events: 000 Auto-Save 10 🖨 Times 🗌 Fill HDD 🗹 Sub-Dirs.				
SOP Speed Distrib.	Show Sphere (Memory) Show Scope (Memory)				
	Close				

http://go.microsoft.com/fwlink/?LinkID=145727&clcid=0x804

The software launches automatically after installation. If you want to launch the software later manually, select *Programs\Novoptel\PM\_GUI* from the Windows Start Menu.

# **Basic operation**

## Selecting one of the attached instruments

If you have attached only one Novoptel polarimeter, the GUI automatically selects this one. If you have attached more than one instrument, select the desired one from the drop-down list in the menu strip "Device"->"Connect".

PM100	0	•
Status:	Connected	

Subsequently, you can launch further instances of the GUI and connect them to further instruments.



#### Setting the optical frequency

Type the optical frequency in THz with up to two positions after decimal point into the field besides *Frequency* and press Enter or tune the frequency with the up and down buttons. Outside the calibrated frequency range, the polarimeter matrix will be extrapolated. Measurements in the extrapolated range will be less accurate than in the calibrated range. If a frequency in the extrapolated range is selected, a warning message will be displayed.

	1	-
Ereauseeu (TUa)	102.00	
Frequency (THZ).	132,00	Ŧ

Setting the averaging time exponent (ATE)

ATE	0 📥	(100.0 MS/s)
SIE.	0	(100,0 M373)

Type any valid ATE value between 0 and 20 into the box and press Enter or adjust the ATE with the up and down buttons. The resulting conversion rate is displayed at the right of the box.

#### Selection of a normalization mode

Stokes Vector Norm	alization:
Standard norm.	-
Non-normalized	
Standard norm.	
Exact norm	1

Select the desired normalization mode from the drop-down list.

#### Save a screenshot

A screenshot of the current picture that is displayed at the monitor connected to the PM1000 can be saved on the PC in .png format.

🖌 Novop	tel PM10	)0 Polarimete	er Interface
Device	Tools	Settings	Help
Status: (	Sa	ive Screensho	ot
	Sa	ve Data (Full	Memory Block(s))

To do so, select *Tools->Save Screenshot* from the menu strip and select a target folder on your hard disk.

#### Poincaré sphere display

With firmware 1.0.3.0 and GUI 1.0.7.0 or newer, the actual SOP samples can be displayed in infinite persistence mode on the Poincaré sphere in the GUI at full sampling speed of 100 MHz. The display can be cleared by rotating the sphere with the mouse. The Poincaré sphere window is opened after pressing *Show Sphere (Live)*.

Show Sphere (Live)



The sphere window can be resized by moving the window corners with the mouse. Power, degree-of-polarization (DOP) and the three Stokes parameters are displayed as color bars and text.



The orientation of the Poincaré sphere can be changed by moving the mouse with left button pressed. In the upper right corner, a pause/play symbol can be pressed to freeze/release the display. The endless plotting of SOPs can be paused by clicking on the *Pause* sign which appears when moving the mouse into the upper right corner.

The sphere window can also be used to display SOP samples that have previously been stored in the PM1000 internal memory. This is done by pressing *Show Sphere (Memory)* instead of *Show Sphere (Live)*. After every window resize or sphere rotation, the memory will be loaded again. The loading progress is displayed in the lower right corner.

#### Oscilloscope plot

The stored Stokes parameters can also be displayed in an oscilloscope plot over time by pressing *Show Oscilloscope*.

Show Oscilloscope

Four traces are being plotted in the new window: The three Stokes parameters  $S_1$ - $S_3$  plus either power or DOP, whichever has been selected for memory recording, see section *Memory configuration*. In the plot, the DOP will be normalized to 2, which means that a DOP of 1 will appear in the middle of the y-range. The power curve will be normalized to the maximum value in the data set. The value is displayed in mW in the top right corner of the plot.



The plot can be zoomed in/out and shifted right and left. To restrict loading time, only 2048 samples are being displayed. If the memory contains more data, it is undersampled accordingly. For a full oscilloscope plot of large memory areas, up to 67 M SOPs, the oscilloscope plot displayed on the monitor connected to the PM1000 can be used.

When more than one SOP event has been recorded, the different events can be selected for plotting by up and down buttons:



The GUI oscilloscope plot allows to derive the SOP changing speed from the stored SOP samples.



After selecting *Speed* from the drop-down list, the black curve in the plot will show the SOP speed instead of Power or DOP. The SOP speed plot is normalized to its maximum, which is displayed at the upper right of the plot. Since the SOP speed is calculated sample-to-sample, it will contain a lot of noise when observing slow SOP changes with small ATE.



For deeper SOP analysis with other programs like Matlab, the data displayed in the oscilloscope plot can be stored into a file on the computer by pressing *Save data (screen span)*. If the checkbox *Full sampling depth* is activated, the memory will not be undersampled again and every stored sample will be copied to the computer.

# User Settings

Various settings can be set in the drop-down menu *Settings* of the GUI. Most of the settings will be stored in the user's application data directory, so that it will be remembered until the GUI is uninstalled.



## Orientation of Stokes parameter S3

Two sign conventions exist for Stokes parameter S3. Transversal directions x and y form a right-handed coordinate system either with propagation coordinate z or time t. For more information, please refer to Application Note 3: "Mueller matrix measurement with PM1000 and EPS1000".

## Auto-Averaging at low input power

If the optical signal is very weak, the polarimeter will reduce noise by averaging. If high speed sampling is required and noise is tolerable, the user can disable the automatic averaging here.

## Non-normalized SOP Power Reference

In Non-normalized mode, Stokes vectors are normalized only with respect to a user-defined power value, 1 mW by default. Here the power reference value can be defined in  $\mu$ W.

## Log File Directory

By default, the log files are stored in the user's application data directory. Hence they will be deleted when the GUI is uninstalled. In the *Settings* menu, the user can set the log file directory to *Desktop* instead

## Data File Types

The memory data can be saved in binary or text file format. The binary format uses less disk space and works faster, whereas the text format allows an easier processing of data with external programs. The data type can be chosen in the menu strip *Settings->Select Data File Type.* 

Both file types start with an ASCII text header for additional data, e.g. sampling and averaging time. Sample scripts for opening and plotting data in Matlab can be provided by Novoptel. They are described at the end of this document.



## Data File Timestamp

The timestamp in the data files can be referred to the local time or to UTC (Coordinated Universal Time).

## Auto-Save Files

During trigger-event recording, two types of files can be created:

- A single index file that includes a timestamp and the trigger source
- One data file with recorded pre- and post-trigger data for each trigger event.

## Auto-Save Delay After Alarm Condition

If an alarm condition (e.g. input power under range) occurs during recording, the polarimeter can pause the recording during the alarm condition and during an extra time after the alarm condition disappears. This can exclude falsified data, e.g. during laser stabilization, from the recording. The extra time can be defined in seconds.

#### Auto-Save Minimum Input Power

The auto-save function can be blocked while the input power falls below a defined power level, which can be defined here in Microwatts. If later input power exceeds the defined power level, the auto-save function will continue.

# Memory configuration

The PM1000 internal memory allows to store up to 67 M SOP samples at a rate of up to 100 MS/s. It is configured in the *Memory* tab of the main tab control.



#### Memory exponent

The block size of the memory is defined by a memory exponent between 10 and 26, see section *Fundamental PM1000 configuration*. The memory recording time, derived from block size and averaging time, is displayed accordingly.

## Power or DOP recording

The memory stores 4 Stokes parameters at once. For the parameter  $S_0$ , the GUI allows to select either optical power or degree-of-polarization (DOP) for recording. If power is selected, the unit of  $S_0$  will be  $\mu$ W. To increase accuracy, the 16 bit integer value can be shifted bitwise to add some fractional bits before recording. If the option *auto* is selected, the number of fractional bits will be selected automatically according to the current input power level.

## Trigger-event recording

A measurement is started by pressing the button *Activate*. In normal recording mode, the measurement stops when the memory block is filled completely or when the button is pressed again.

The checkbox *Trigger-Event Recording* enables the continuous, cyclic recording mode. In this mode, the measurement process is repeated without interruption until a trigger event occurs. This trigger event can be launched from an internal or external signal, see next section. After a trigger event, half of the block size is still recorded. In the block data loaded from the memory starting at the stop address, the trigger event will be in the middle.



To stop the recording immediately, the button *Activate* can be pressed a second time.

If the checkbox *Multiple Events* is activated, the recording will continue in the next memory block after the post-trigger data of the first event has been recorded. The number of events to be recorded can be selected. The maximum number of events depends on the memory block size defined by ME. At ME up to 17, the maximum is 512. At larger ME the maximum is  $2^{26-ME}$ . This means that at an ME of 26 (whole memory as one block), only one event can be recorded.

If multiple events have been recorded, the *Tools->Save Data* option from the menu strip will store each event in a separate file. The *Save data (screen span)* option in the scope window will only store the event that is currently displayed.

## Auto-reactivated recording and storing

For automated measurements, the GUI allows to automatically store the measurement data in a file and re-activate the measurement. The number of activations generated in this mode can be defined between 1 and 1000. If multiple events are recorded during each activation, multiple files will be stored after each recording.

If the checkbox *Fill HDD* is activated, the number of files created is only limited by disk space. Even if there is disk space available, Windows sometimes blocks file creation in directories that already contain many ten thousand files. If the checkbox *Sub-Dirs* is activated, the GUI will create a new directory at the beginning of a measurement and every time the current directory is blocked.

# Triggering and gating

The *Triggering / Gating* tab of the GUI allows to enable triggering or gating of the memory recording. Triggering means that the cyclic measurement process is stopped after recording of post-trigger samples. Gating means that the recording process will be paused as long as the gating signal is active.

Memory Triggering / Gatir	Internal Trigger   Calibration   Device Test
<ul> <li><u>Internal: SOP event</u></li> <li>Oisabled</li> <li>○ Triggering</li> <li>○ Gating</li> </ul>	<ul> <li>Rising edge / active high</li> <li>Falling edge / active low</li> </ul>
Internal: Power event Disabled Triggering Gating	<ul> <li>Rising edge / active high</li> <li>Falling edge / active low</li> </ul>
<ul> <li>External signal (BNC)</li> <li>Disabled</li> <li>Triggering</li> <li>Gating</li> </ul>	<ul> <li>Rising edge / active high</li> <li>Falling edge / active low</li> <li>Delay: 13 + x 2<sup>^</sup> 0 + x 10 ns = 130 ns</li> </ul>

The SOP event triggering / gating signal is the result of an internal Stokes vector multiplication, see next section. The external triggering / gating signal is a LVCMOS33 (0 V / +3.3 V) signal that is applied to the BNC connector at the rear panel of the instrument.

# Internal trigger configuration

The internal trigger signals can be configured in the *Internal Trigger* tab of the GUI. This signal is the length of a difference vector between the current and a reference Stokes vector, normalized to a maximum of 1. It is therefore a function of the angle  $\delta$  between the two Stokes vectors: Trigger threshold =  $0.5 \cdot |S_{cur}-S_{ref}| = \sin(\delta/2)$ . For small  $\delta$  it holds trigger threshold  $\approx \delta/2$ .

Memory Triggering / Gating Internal Trigger Calibration Device Test
<u>Current Trigger Signal:</u> 00,0 % Trigger Threshold: 0,10 🚔 (0,20 rad)
Reference Vector:
O Delayed Measured SOP tau: 16      Clkexp: 7      Elayed Measured SOP     tau: 16      Clkexp: 7      Elayed Measured SOP     tau: 16      Clkexp: 7     Elayed Measured SOP     tau: 16      Clkexp: 7     Elayed Measured SOP     tau: 16      Clkexp: 7     Elayed Measured SOP     tau: 16     Clkexp: 7     Elayed Measured SOP     tau: 16     Clkexp: 7     Elayed Measured SOP     tau: 16     Clkexp: 7     Elayed Measured SOP     tau: 16     Clkexp: 7     Elayed Measured SOP     tau: 16     Elayed Measured SOP     tau     tau     Elayed Measured SOP     tau     tau     Elayed Measured SOP     tau     Elayed Measured SOP     tau     Elayed Measured SOP     tau     tau     Elayed Measured SOP     tau     tau     Elayed Measured SOP     tau     Elayed Measured SOP     tau     tau     Elayed Measured SOP     tau     tau
Corresp. SOP variation: 9,78 krad/s
External SOP Reference: [1,00; 0,00; 0,00]
✓ Set Set Cur. SOP
Input Power Event:
Threshold: 100 $\clubsuit$ $\mu W$ Target: 1000 $\clubsuit$ $\mu W$ Set Cur. Pow.

The trigger threshold can be adjusted between 0 (trigger signal always high) and 1 (trigger signal always low) in steps of 0.01.

## Delayed measured SOP for reference

The reference Stokes vector can be a copy of the permanently measured SOP that has been delayed by a specified time. The delay time is specified by the number of clock cycles, *tau*,

and an exponent for clock division, *clkexp*. Based on an initial clock period of 10 ns, the delay  $T_d$  can be calculated by  $T_d = 10 \text{ ns} \cdot tau \cdot 2^{clkexp}$ . By the angle  $\delta$  and the time  $T_d$ , a certain SOP changing speed  $\delta/T_d$  is specified. The PM1000 will be triggered whenever the optical input signal surpasses this speed. Please note that for correct operation, the delay time should always be longer than the averaging time (set by ATE).

## External (user-specified) SOP for reference

It is possible to define an arbitrary Stokes vector as reference. To do so, enter three Stokes parameters, separated by semicolons, in the text field of the drop-down box and press *Set*. The Stokes vector will be normalized and transmitted to the polarimeter. One can also select one of the predefined Stokes vectors from the drop-down list. Or, set the current measured SOP as reference by pressing the button *Set Cur. SOP*.

## Input power events

The polarimeter can also trigger on input power events. Target and threshold power can be given in Microwatts. One can set the current input power as target power by pressing a button. If the input power deviates from the target power by more than the threshold, the internal trigger signal switches from low to high.

## User calibration set

By default, the internal factory calibration set is used. Using the GUI a user calibration set can be loaded to and from the polarimeter. It can also be stored in the polarimeter's permanent memory (Flash) to be able to access it without GUI.

Memory	Triggering / Gating		Internal Trigger	Calibration	Device Test
🔘 Fact	ory Calibration				
💿 User	Calibration <sup>– I</sup>	Jsi	er Calibration Optic	ins:	
	[	S	ave from PM500/I	PM1000 to P	C File
	(	L	oad from PC File to	PM500/PM	1000
	(	R	ewrite PM500/PM	1000 Flash M	emory

# Device Test

If available, a Novoptel polarization scrambler/transformer (e.g. EPS1000 or EPX1000) can be controlled by the GUI to measure polarization dependent loss (PDL) and the Mueller matrix of a connected device under test.

Memory Triggering / Gating Internal Trigger Calibration Device Test						
Connect Novoptel Polarization Scrambler/Transformer:						
EPS1000-10M-XL-AA-D DEM01 👻 Disconnect Refresh						
PDL by "Extinction Method"  Run PDL Measurement  Switch1 (Ref/DUT)  Switch2 (Forw/Backw)						
PDL by Mueller-Matrix						
Nr. of SOPs:       PM and EPS are connected by BNC cable         6       8       14         Display voltage table / measured values						
DUT Delay Meas. Run Ref. Meas. Run DUT Meas.						

## **Optional Optical Switches**

If the polarimeter is equipped with one or two optical switches, they can be operated from the GUI.

#### PDL by Extinction Method

If PDL is measured by *Extinction Method*, the polarization scrambler/transformer is driven to obtain the polarization states where minimum and maximum transmissions are reached. From minimum and maximum transmission, PDL can be calculated.

Reasurem	nent: Extinction	Method			• <b>×</b>
Min. Power:	000.00 μW	U01:	0000	U02:	0000
Max. Power:	000.00 μW	U11:	0000	U12:	0000
Cur. Power:	000.00 μW	U21:	0000	U22:	0000
		U31:	0000	U32:	0000
Step1: 200 🚔	ATE1: 17 🚔	U41:	0000	U42:	0000
		U51:	0000	U52:	0000
Step2: 50 🚍	ATE2: 19 🚍	U61:	0000	U62:	0000
		U71:	0000	U72:	0000
Status: Idle	C	Start	Can	cel	Close

Starting at "0", all 16 electrode voltages are modified subsequently. Step size and averaging time can be selected separately for the first and last 8 voltages. After measuring the optical power at maximum and minimum transmission, the calculated PDL will displayed.



## PDL by Mueller matrix

PDL can also calculated from the Mueller matrix of a DUT. To measure the Mueller matrix of a DUT, first a number of voltage sets that lead to predefined polarization states have to be found. Examples for such polarization states are the corners of diamonds, cubes and other polyhedrons. The GUI allows to choose between 6, 8 and 14 polarization states, where "6" corresponds to the 6 normal vectors on the surface of a cube, "8" corresponds to the 8 corners of this cube, and "14" is a combination of the two.

With a patch cord connected between scrambler/transformer and polarimeter instead of the DUT, the GUI searches for the corresponding number of voltage sets after you have clicked on *Run Ref. Meas.* After the DUT has been connected again, the *DUT Measurement* can be started. In order to get appropriate results, the input polarization to the scrambler/transformer must not change between Reference and DUT measurement. After the DUT measurement has finished, the Mueller matrix and the calculated PDL are displayed.

N PM1000 N	Measurement R	esults:		
Mueller Ma	trix:			
0,436669	0,205593	0,0758988	-0,0956564	
-0,108976	-0,195241	0,219929	0,242452	
-0,12848	-0,34137	-0,0353902	-0,179526	
-0,173774	-0,151535	-0,299426	0,226292	
Mueller-Jo	nes Matrix:			
0,437474	0,207145	0,0751558	-0,0965192	
-0,107696	-0,193644	0,219692	0,243612	
-0,127784	-0,340416	-0,0373096	-0,180455	
-0,17305	-0,151784	-0,29917	0,225645	
Jones Matr	ix:			
-0,4132 -	0,0298i	-0,3422 - 0	,2026i	
0,5918 -	0,3504i	-0,2164 - 0	,1592i	
Mean Loss:	3,590 dB			
PDL:	5,370 dB			

## Synchronizing Polarimeter and Scrambler

If PM1000 and EPS1000 are connected by a BNC cable, SOP switching and SOP recording can be synchronized. In this case, the dwell time at each input SOP is reduced from about 1 s to 1 ms, which dramatically reduces measurement time.

## Delaying the external trigger signal input:

Caused by internal processing, Stokes parameter signals reach the PM1000 memory with a delay of about 0.8  $\mu$ s. This means that if polarization changes and external trigger signal occur simultaneously, the source of the recorded sample lies 0.8 us in the past. The PM1000 can compensate the Stokes parameter time lag by delaying the trigger signal internally. If synchronism is required, the user should set *TAU*=80 and *CLKEXP*=0 in the *Triggering / Gating* tab to achieve a trigger signal delay of 0.8 us.

During Mueller matrix measurement with synchronized PM1000 and EPS1000 in contrast, the Stokes parameter time lag is helpful: As the EPS1000 will indicate a polarization change at the beginning of each cycle with a rising edge of the trigger signal, the PM1000 will store a sample from the time the polarization was stable, 0.8 us in the past. Any delay of the DUT will be added to the Stokes parameter time lag. Very long DUT delays or very short cycles can cause the PM1000 to sample in an unstable region of a cycle, e.g. in the first half of the cycle. In this case the trigger should be delayed to compensate the delay of the DUT.

Since firmware 1.0.3.1, the delay can be defined by  $TAU * 2^{CLKEXP} * 10$  ns, where TAU is between 13 and 524 and CLKEXP is between 0 and 15. The minimum value 13 of TAU is caused by a fundamental processing delay of the trigger signal. CLKEXP causes an undersampling of the trigger input. The undersampling can increase the uncertainty of the sampling point within the cycle. Hence it is recommended to make use of the full range of TAU and let CLKEXP be as small as possible.

## Determining the DUT delay with synchronized PM1000 and EPS1000:

The delay of the DUT can be determined by recording a polarization event synchronous to the external trigger input using the *trigger event recording* function of the PM1000. The button *DUT Delay Meas.* in the *Device Test* tab will load a suitable voltage table with 100 ms cycle time to the EPS1000. In the *Memory* tab, enable *Trigger-Event Recording*, press *Start Recording* and open the oscilloscope window after the measurement has been completed. By using a suitable ATE value and the zoom function of the oscilloscope view, the time difference between trigger event (the middle grid line in the figure) and SOP event can be determined. Change the delay in the *Triggering / Gating* tab and repeat the measurement until the DUT delay is compensated. It is recommended to leave a small (positive) safety margin between trigger and SOP event, for example 0.5 µs at a cycle time of 1 ms. The adjusted trigger delay will be applied during the DUT measurement of a Mueller matrix measurement. The adjusted values will be ignored in the reference measurement since most commonly a patch cord is used as the DUT and the delay will be close to zero.

# Input Power Histograms

The polarimeter can accumulate the actual input power value in a histogram. The GUI configures, reads and displays the histogram.



If desired, the user can switch to "Power deviation per time", where only the difference between the actual power value and a delayed power value is put into the histogram. The delay time can is determined by the values tau and clkexp and can be calculated by  $T_d = 10$  ns  $\cdot$  tau  $\cdot 2^{clkexp}$ .

A new value is put into the histogram every 20 ns if clkexp is 0 or 1. For other values of clkexp, the period is 10 ns  $\cdot 2^{clkexp}$ .

The histogram data can be saved to a text file.

# SOP Speed Histograms

The polarimeter can calculate the momentary SOP speed and accumulate the values in a histogram. For this purpose, the current SOP is compared with a delayed copy of an earlier SOP. Again, the delay  $T_d$  is calculated by  $T_d = 10 \text{ ns} \cdot \text{tau} \cdot 2^{\text{clkexp}}$ .

If a large SOP arc exceeds the histogram range, it is put into the last histogram bin with number 1024. If bin number 1024 is filled during a measurement, the user should decrease the delay time so that the future SOP arcs become smaller and match the histogram range.

A new value is put into the histogram every 20 ns if clkexp is 0 or 1. For other values of clkexp, the period is 10 ns  $\cdot 2^{clkexp}$ .

The histogram data can be saved to a text file.

In the logarithmic plot, the y-axis gives the count readings of the histogram bins. In the linear plot, the y-axis is normalized to the sum of all count readings.



## Using Matlab to analyze stored data

As described in the sections above, the GUI allows storing the measured data in form of text or binary files. These files can be opened for further investigation by Matlab in an easy way.

The files start with a header that contains the measurement meta data. The header is formatted in such a way that it can directly be evaluated by Matlab after the hash ("#") signs are removed:

```
# Timestamp='2015.07.21 16:22:16:698';
# ATE=9;
# SamplePeriod_ns=5120;
# ME=10;
# Normalization=0;
# CyclicRecording=1;
# TriggerConfiguration=828;
# TriggerThreshold=2621;
# DatalName='Power';
# PowerLeftShift=5;
```

In binary files, the length of the header is given by the variable *headerlength*, which itself stands at the beginning of the header. It is at least 256. This means that the first 256 bytes of the file (or more, if headerlength is larger) represent text in ASCII format which should be evaluated to get the measurement meta data. The measurement data starts after the header at byte number 256 (if header bytes are counted from 0 to 255). The variable *Timestamp* is a timestamp at the beginning of data transfer. With a time offset between 0 and ~100 ms, this refers to the moment of the last recorded sample. In cyclic (triggered) recording mode, this timestamp can be used to estimate the triggering moment with an uncertainty of about 100 ms when the duration of post-trigger data sampling is subtracted. ATE, ME and Normalization refer to the selected settings of the same name. SamplePeriod\_ns is the sample period in nanoseconds, derived from ATE and any undersampling. When the PM1000 is in cyclic (triggered) recording mode (*CyclicRecording=1*), *TriggerConfiguration* refers to the trigger signal configuration register (512+86) and TriggerThreshold is the value of the trigger threshold register (512+91). Data1Name is either "Power" or "DOP", depending on the data selection for S0. When "Power" is selected, the value *PowerLeftShift* determines the amount of fractional bits in the data of S0.

In contrast to binary files, the byte length of the header in text files is not specified. Hence the variable *headerlength* is missing. Instead, all lines of the header begin with a hash sign to distinguish header from subsequent measurement data.

#### Read data from text files

The measurement data in text files are comma-separated values that also allow opening the file in Excel for instance. The following Matlab function will open a text file and plot the contained data:

```
% This is to plot the stokes parameters loaded from a Novoptel PM1000 polarimeter
% GUI version 1.0.1.8
% Copyright 2015 Benjamin Koch, Novoptel GmbH
function pm1000plot(filename)
% open the data file
FID=fopen(filename);
% get the meta data
C=textscan(FID, '#%s', 'Delimiter', '@');
% load information from meta data
```

```
if length(C{1})>0,
   for ii = 1:length(C{1}),
      try eval(C{1}{ii})
      catch err
         disp(sprintf('ERROR: Unknown command: %s', C{1}{ii}));
      end
   end
end
% get the stokes values
NN=textscan(FID, '%f,%f,%f,%f');
% close the data file
fclose(FID);
for ii=1:4,
  N(ii,:)=NN{ii};
end;
% remove offset from stokes parameters 1..3
N(2:4,:)=N(2:4,:)-2^{15};
% plot the data
x=(1:length(N(1,:))) * SamplePeriod_ns*10^-9; % X-Axis in seconds
%x=(1:length(N{1})); % X-Axis as samples
plot(x, N(1,:)/2^15, '.:k', x, N(2,:)/2^15, '.:r', x, N(3,:)/2^15, '.:b', x, N(4,:)/2^15,
 .:g');
legend(Data1Name, 'Stokes 1', 'Stokes 2', 'Stokes 3');
xlabel('Seconds');
```

#### Read data from binary files

The following Matlab function will open a binary file and plot the contained data:

```
% This is to plot the stokes parameters loaded from a Novoptel PM1000 polarimeter
% GUI version 1.0.1.8
% Copyright 2015 Benjamin Koch, Novoptel GmbH
function pm1000plotbinary(filename)
% open the data file
FID=fopen(filename);
% get the header length (mimimum 256 bytes)
C=fread(FID, 256, 'uint8');
headerstrings=strsplit(char(transpose(C)), char(13));
try eval(char(headerstrings(1)))
catch err
  disp(sprintf('ERROR: Unknown command: %s', char(headerstrings(1))));
   pause
end
% get the full header with meta data
fseek(FID, 0, 'bof');
C=fread(FID, headerlength, 'uint8');
headerstrings=strsplit(char(transpose(C)), char(13));
size headerstrings=size(headerstrings);
nlines=size_headerstrings(2);
% load information from meta data
if nlines>2,
   for ii=2:nlines-1
      try eval(char(headerstrings(ii)))
      catch err
         disp(sprintf('ERROR: Unknown command: %s', char(headerstrings(ii))));
         pause
      end
   end;
end;
```

% get the data after the header fseek(FID, headerlength, 'bof');



```
C=fread(FID, 'uint16');
% get the stokes parameters
N=reshape(C, 4, floor(length(C)/4));
% remove offset from stokes parameters 1..3
N(2:4,:)=N(2:4,:)-2^15;
% close the data file
fclose(FID);
% plot the data
x=(1:length(N(1,:))) * SamplePeriod_ns*10^-9; % X-Axis in seconds
%x=(1:length(N(1,:))); % X-Axis in samples
plot(x, N(1,:)/2^15, '.:k', x, N(2,:)/2^15, '.:r', x, N(3,:)/2^15, '.:b', x, N(4,:)/2^15,
'.:g');
legend(DatalName, 'Stokes 1', 'Stokes 2', 'Stokes 3');
```

xlabel('Seconds');

# **Operation of the instrument using Matlab®**

The USB driver has to be installed on your system and the instrument needs to be connected using a USB cable. Examples of Matlab communication scripts can be downloaded from <a href="http://www.novoptel.de/Home/Downloads/Matlab\_Support\_Files.zip">http://www.novoptel.de/Home/Downloads/Matlab\_Support\_Files.zip</a>

## Access the USB driver

Matlab needs a header file like *ftd2xx.h* from FTDI to access the driver. Novoptel provides the header version *matftd2xx.h*, in which the data types are modified to become compatible with current Matlab versions.

You will find help about communicating to a driver at

http://www.mathworks.com/help/techdoc/ref/loadlibrary.html

The different functions of the driver can be seen from the header file. Information about each function is provided at <u>http://www.ftdichip.com/Support/Knowledgebase/index.html</u>

Example Matlab programs for USB data transfer are available from Novoptel upon request.

## **USB Settings**

The following settings have to be applied within Matlab (or other programs) to enable USB communication:

Baud Rate	230400 baud
Word Length	8 Bits
Stop Bits	1 Bit
Parity	0 Bit

To speed up sequential read and write operations, we further recommend the following setting:

USB Latency Timer 2 ms

## Transfer protocol

The instrument is controlled by reading from and writing to USB registers. The register address line is 12 bits wide, while each register stores 16 bits. All communication is initiated by the USB host, e.g. the Matlab program.

Writing to a register uses a 9 byte data packet. Each byte represents an ASCII-coded character. The packet starts with the ASCII-character "W" and ends with the ASCII-code for *carriage return*.

#### Send write data packet

The 12 bit register address A is sent using 3 bytes, each containing the ASCII-character of the hexadecimal numbers 0 to F which represents the 4 bit nibble. The character of the most

significant nibble is sent first. The 16 bit data, which should be written into the register, is sent with 4 bytes using the same coding as the register address.

Reading data from a register requires the host to send a *request data* packet to the instrument. The packet starts with the ASCII-character "R", followed by the register address coded the same way as in *write data* packets.

#### Send request data packet



After receiving the *request data* packet, the instrument sends the requested data packet to the host:

D(3)	D(2)	D(1)	D(0)	CR
------	------	------	------	----

## Burst transfer

To increase transfer speed, consecutive addresses of an internal memory can be transferred at once. Additional packets are defined for this purpose:

#### Send Set burst address register packet

"X" "0"	"0"	"0"	D(3)	D(2)	D(1)	D(0)	^CR
---------	-----	-----	------	------	------	------	-----

The data D is the address of the register that will be incremented during burst transfer. In most cases, this register will represent the read address of a memory.

#### Send Set start value packet

"X" "0" "0" "1"	D(3) D(2)	D(1) D(0)	^CR
-----------------	-----------	-----------	-----

The data D is the start value of the counting.

#### Send Set stop value packet

"X" "0" "0"	"2"	D(3)	D(2)	D(1)	D(0)	^CR
-------------	-----	------	------	------	------	-----

The data D is the stop value of the counting

#### Send Set read address packet

"X" "0" "0" "3"	D(3) D(2)	D(1) D(0)	^CR
-----------------	-----------	-----------	-----

The data D is the address of a register that contains the data to be sent during burst transfer. In most cases, this register will represent the data output of a memory. After sending this packet, burst transfer will start. Beginning with the start value, the address register will be incremented until it reaches the stop value. After every step, the data appearing in the read address register will be transferred to the host.

# **Operation of the instrument using other programs**

The USB vendor <u>http://www.ftdichip.com/Support/Knowledgebase/index.html</u> provides examples for USB access using other programs, for example LabVIEW®. A rudimental example of a LabVIEW-VI (virtual instrument) is available from Novoptel upon request.

# Firmware upgrade

Via the JTAG port the user can upgrade the firmware, if ever needed.

The schematic and timing of the JTAG port correspond to that detailed in Spartan-6 FPGA Configuration User Guide UG380 (v2.6) June 20, 2014 from Xilinx (<u>www.xilinx.com</u>).

# Acronyms

ATE	Averaging time exponent
DOP	Degree of polarization
DUT	Device under test
DVI	Digital visual interface
FPGA	Field-programmable gate array
GUI	Graphical user interface
HDMI	High definition multimedia interface
LSB	Least significant bit
JTAG	Joint test action group
ME	Memory exponent
MSB	Most significant bit
PC	Personal computer
PDL	Polarization dependent loss
SOP	State of polarization
SPI	Serial peripheral interface
USB	Universal serial bus