型号: PXIe-6358

产品编号: 781054-01

DEVICE SPECIFICATIONS NI 6358

X Series Data Acquisition: 1.25 MS/s/ch, 16 AI, 48 DIO, 4 AO

The following specifications are typical at 25 °C, unless otherwise noted. For more information about the NI 6358, refer to the X Series User Manual available from ni.com/ manuals.

 




Analog Input

Number   of channels

16 differential

ADC   resolution

16 bits

DNL

No missing codes guaranteed

INL

Refer to the AI Absolute Accuracy section.

Sample   rate


Single   channel maximum

1.25 MS/s

Minimum

No minimum

Timing   resolution

10 ns

Timing   accuracy

50 ppm of sample rate

Input   coupling

DC

Input   range

±1 V, ±2 V, ±5 V, ±10 V

Maximum working voltage for all analog inputs

Positive   input (AI+)

±11 V for all ranges, Measurement Category I

Negative   input (AI-)

±11 V for all ranges, Measurement Category I

         Caution Do not use for measurements within Categories II, III, and IV.

CMRR (at 60 Hz)                                               75 dB

Bandwidth

1 MHz

THD

-80 dBFS

Input impedance

Device   on


AI+ to   AI GND

>100 GΩ in parallel with 100 pF

AI- to   AI GND

>100 GΩ in parallel with 100 pF

Device   off


AI+ to   AI GND

2 kΩ

AI- to   AI GND

2 kΩ

Input   bias current

±10 pA

Crosstalk   (at 100 kHz)


Adjacent   channels

-80 dB

Non-adjacent   channels

-100 dB

Input   FIFO size

8,182 samples shared among channels used

Data   transfers

DMA (scatter-gather), programmed I/O

Overvoltage protection for all analog input channels

Device   on

±36 V

Device   off

±15 V

Input   current during overvoltage conditions

±20 mA max/AI pin

Analog Triggers

Number of   triggers

1

Source

AI <0..15>, APFI <0, 1>

Functions

Start   Trigger, Reference Trigger, Pause

Trigger,   Sample Clock, Sample Clock

Timebase

Source   level


AI   <0..15>

±Full scale

APFI   <0, 1>

±10 V

Resolution

16 bits

Modes

Analog edge triggering, analog edge triggering with hysteresis,   and analog window triggering

Bandwidth (-3 dB)

AI   <0..15>

3.4 MHz

APFI   <0, 1>

3.9 MHz

Accuracy

±1% of range

APFI   <0, 1> characteristics


Input   impedance

10 kΩ

Coupling

DC

Protection,   power on

±30 V

Protection,   power off

±15 V

AI Absolute Accuracy

Table 1. AI Absolute Accuracy

Nominal

Range

Positive Full   Scale

Nominal

Range

Negative Full

Scale

Residual

Gain Error

(ppm of

Reading)

Offset

Tempco

(ppm of

Range/°C)

Random

Noise, σ

(μVrms)

Absolute

Accuracy   at

Full Scale

(μV)

10

-10

114

35

252

2,688

5

-5

120

36

134

1,379

2

-2

120

42

71

564

1

-1

138

50

61

313

Note For more information about absolute accuracy at full scale, refer to the AI Absolute Accuracy Example section.

Gain tempco                                                    8 ppm/°C

Reference   tempco

5 ppm/°C

Residual   offset error

15 ppm of range

INL error

46 ppm of range

Note Accuracies listed are valid for up to two years from the device external calibration.

AI Absolute Accuracy Equation

AbsoluteAccuracy = Reading · (GainError) + Range · (OffsetError) + NoiseUncertainty

GainError = ResidualGainError + GainTempco · (TempChangeFromLastInternalCal) +

ReferenceTempco · (TempChangeFromLastExternalCal)

OffsetError = ResidualOffsetError + OffsetTempco · (TempChangeFromLastInternalCal) + INLError

                                         Random Noise ⋅   3

NoiseUncertainty =  for a coverage factor of 3 σ and averaging 10, 000 10,000 points.

AI Absolute Accuracy Example

Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

•         TempChangeFromLastExternalCal = 10 °C

•         TempChangeFromLastInternalCal = 1 °C

•         number_of_readings = 10,000

•         CoverageFactor = 3 σ

For example, on the 10 V range, the absolute accuracy at full scale is as follows:

GainError = 114 ppm + 8 ppm · 1 + 5 ppm · 10 = 172 ppm

OffsetError = 15 ppm + 35 ppm ·1 + 46 ppm = 96 ppm

Noise Uncertainty =  = 7.6 µV

AbsoluteAccuracy = 10 V · (GainError) + 10 V · (OffsetError) + NoiseUncertainty = 2688 µV

Analog Output

Number   of channels

4

DAC   resolution

16 bits

DNL

±1 LSB, max

Monotonicity

16 bit guaranteed

Accuracy

Refer to the AO Absolute Accuracy section.

Maximum   update rate (simultaneous)


1   channel

3.3 MS/s

2   channels

3.3 MS/s

3   channels

3.3 MS/s

4   channels

3.3 MS/s

Minimum   update rate

No minimum

Timing   accuracy

50 ppm of sample rate

Timing   resolution

10 ns

Output range                                                    ±10 V, ±5 V, ±external reference on

APFI <0, 1>

Output   coupling

DC

Output   impedance

0.4 Ω

Output   current drive

±5 mA

Overdrive   protection

±25 V

Overdrive   current

10 mA

Power-on   state

±5 mV

Power-on/off   glitch

1.5 V peak for 200 ms

Output   FIFO size

8,191 samples shared among channels used

Data   transfers

DMA (scatter-gather), programmed I/O

AO   waveform modes

Non-periodic waveform, periodic waveform regeneration mode from   onboard FIFO, periodic waveform regeneration from host buffer including   dynamic update

Settling   time, full-scale step,

15 ppm   (1 LSB)

2 µs

Slew   rate

20 V/µs

Glitch   energy at midscale transition,

±10 V   range

6 nV · s

External   Reference


APFI   <0, 1> characteristics


Input   impedance

10 kΩ

Coupling

DC

Protection,   device on

± 30 V

Protection,   device off

± 15 V

Range

± 11 V

Slew   rate

20 V/μs

Figure 1. Analog Output External Reference Bandwidth

AO Absolute Accuracy

Absolute accuracy at full-scale numbers is valid immediately following self calibration and assumes the device is operating within 10 °C of the last external calibration.

Table 2. AO Absolute Accuracy

Nominal

Range

Positive

Full

Scale

Nominal Range

Negative

Full

Scale

Residual

Gain

Error

(ppm   of

Reading)

Gain

Tempco

(ppm/°C)

Reference

Tempco

(ppm/°C)

Residual

Offset

Error

(ppm   of

Range)

Offset

Tempco

(ppm of Range/

°C)

INL

Error

(ppm of

Range)

Absolute

Accuracy at   Full

Scale

(μV)

10

-10

129

17

5

65

1

64

3,256

5

-5

135

8

5

65

1

64

1,616

Note Accuracies listed are valid for up to two years from the device external calibration.

AO Absolute Accuracy Equation

AbsoluteAccuracy = OutputValue ⋅ (GainError) + Range ⋅ (OffsetError)

GainError = ResidualGainError + GainTempco ⋅ (TempChangeFromLastInternalCal) + ReferenceTempco ⋅ (TempChangeFromLastExternalCal)

OffsetError = ResidualOffsetError + OffsetTempco ⋅ (TempChangeFromLastInternalCal)

+ INLError

Digital I/O/PFI

Static   Characteristics

Number   of channels

48 total,   32 (P0.<0..31>,

16 (PFI <0..7>/P1, PFI <8..15>/P2)

Ground   reference

D GND

Direction   control

Each terminal individually programmable as input or output

Pull-down   resistor

50 kΩ typical, 20 kΩ minimum

Input   voltage protection

±20 V on up to two pins

      Caution Stresses beyond those listed under the Input voltage protection specification may cause permanent damage to the device.

Waveform Characteristics (Port 0 Only)

Terminals used                                                 Port 0 (P0.<0..31>)

Port/sample   size

Up to 32 bits

Waveform   generation (DO) FIFO

2,047 samples

Waveform   acquisition (DI) FIFO

255 samples

DI   Sample Clock frequency

0 to 10 MHz, system and bus activity dependent

DO   Sample Clock frequency


Regenerate   from FIFO

0 to 10 MHz

Streaming   from memory

0 to 10 MHz, system and bus activity dependent

Data   transfers

DMA (scatter-gather), programmed I/O

Digital   line filter settings

160 ns, 10.24 μs, 5.12 ms, disable

PFI/Port 1/Port 2 Functionality

Functionality                                                      Static digital input, static digital output, timing

input, timing output

Timing   output sources

Many AI, AO, counter, DI, DO timing signals

Debounce   filter settings

90 ns, 5.12 µs, 2.56 ms, custom interval, disable; programmable   high and low transitions; selectable per input

Recommended Operating Conditions

Input   high voltage (VIH)


Minimum

2.2 V

Maximum

5.25 V

Input   low voltage (VIL)


Minimum

0 V

Maximum

0.8 V

Output   high current (IOH)


P0.<0..7>

-24 mA maximum

PFI   <0..15>/P1/P2

-16 mA maximum

Output   low current (IOL)


P0.<0..7>

24 mA maximum

PFI   <0..15>/P1/P2

16 mA maximum

Digital I/O   Characteristics

Positive-going   threshold (VT+)

2.2 V maximum

Negative-going   threshold (VT-)

0.8 V minimum

Delta VT   hysteresis (VT+ - VT-)

0.2 V minimum

IIL   input low current (VIN = 0 V)

-10 μA maximum

IIH   input high current (VIN = 5 V)

250 μA maximum

Figure 4. PFI <0..15>/P1/P2: IOH versus VOH

Figure 5. PFI <0..15>/P1/P2: IOL versus VOL

                              0                 0.2                0.4

General-Purpose Count

    0.6                0.8                1.0                1.2

VOL (V)

ers

Number   of counter/timers

4

Resolution

32 bits

Counter measurements                                     Edge counting, pulse, pulse width,

semi-period, period, two-edge separation

Position   measurements

X1, X2, X4   quadrature encoding with

Channel Z reloading; two-pulse encoding

Output   applications

Pulse, pulse train with dynamic updates, frequency division,   equivalent time sampling

Internal   base clocks

100 MHz, 20 MHz, 100 kHz

External   base clock frequency

0 MHz to   25 MHz; 0 MHz to 100 MHz on

PXIe_DSTAR<A,B>

Base   clock accuracy

50 ppm

Inputs

Gate,   Source, HW_Arm, Aux, A, B, Z,

Up_Down, Sample Clock

Routing   options for inputs

Any PFI, PXIe_DSTAR<A,B>, PXI_TRIG, PXI_STAR, analog   trigger, many internal triggers

FIFO

127 samples per counter

Data   transfers

Dedicated scatter-gather DMA controller for each counter/timer,   programmed I/O

Frequency   Generator


Number   of channels

1

Base   clocks

20 MHz, 10 MHz, 100 kHz

Divisors

1 to 16

Base   clock accuracy

50 ppm

Output can be available on any PFI terminal.

Phase-Locked Loop (PLL)

Table 3. Reference Clock Locking Frequencies

Reference Signal

PXI Express Locking Input   Frequency (MHz)

PXIe_DSTAR<A,B>

10, 20, 100

PXI_STAR

10, 20

Table 3. Reference Clock Locking Frequencies (Continued)

Reference Signal

PXI Express Locking Input   Frequency (MHz)

PXIe_CLK100

100

PXI_TRIG <0..7>

10, 20

PFI <0..15>

10, 20

Output of PLL                                                   100 MHz Timebase; other signals derived from

100 MHz Timebase including 20 MHz and

100 kHz Timebases

External Digital Triggers

Source

Any PFI,   PXIe_DSTAR<A,B>, PXI_TRIG,

PXI_STAR

Polarity

Software-selectable for most signals

Analog   input function

Start   Trigger, Reference Trigger, Pause

Trigger, Sample Clock, Convert Clock,   Sample

Clock Timebase

Analog   output function

Start   Trigger, Pause Trigger, Sample Clock,

Sample Clock Timebase

Counter/timer   functions

Gate,   Source, HW_Arm, Aux, A, B, Z,

Up_Down, Sample Clock

Digital   waveform generation (DO) function

Start   Trigger, Pause Trigger, Sample Clock,

Sample Clock Timebase

Digital   waveform acquisition (DI) function

Start   Trigger, Reference Trigger, Pause

Trigger,   Sample Clock, Sample Clock

Timebase

Input source

PXI_TRIG <0..7>, PXI_STAR,

PXIe_DSTAR<A,B>

Output destination

PXI_TRIG <0..7>, PXIe_DSTARC

Device-to-Device Trigger Bus

Output selections                                             10 MHz Clock, frequency generator output,

many internal signals

Debounce   filter settings

90 ns, 5.12 μs, 2.56 ms, custom interval, disable; programmable   high and low transitions; selectable per input

Bus Interface


Form   factor

x1 PXI Express peripheral module, specification rev 1.0 compliant

Slot   compatibility

x1 and x4 PXI Express or PXI Express hybrid slots

DMA   channels

8, can be used for analog input, analog output, digital input,   digital output, counter/timer 0, counter/timer 1, counter/timer 2,   counter/timer 3

All PXIe devices may be installed in PXI Express slots or PXI Express hybrid slots.

Power Requirements

Caution The protection provided by the device can be impaired if the device is used in a manner not described in the X Series User Manual.

PXIe


+3.3 V

7.8 W

+12 V

22.2 W

Current Limits


       Caution Exceeding the current limits may cause unpredictable device behavior.

+5 V terminal (connector 0)                              1 A max1

+5 V   terminal (connector 1)

1 A max[1]

P0/PFI/P1/P2   and +5 V terminals combined

1.8 A max

Physical Characteristics

PXIe   printed circuit board dimensions

Standard 3U PXI

Weight

241 g (8.5 oz)

I/O   connectors

2 68-pin VHDCI

Table 4. PXIe Mating Connectors

Manufacturer,   Part Number

Description

MOLEX 71430-0011

68-Pos   Right Angle Single Stack PCB-Mount VHDCI

(Receptacle)

MOLEX 74337-0016

68-Pos   Right Angle Dual Stack PCB-Mount VHDCI

(Receptacle)

MOLEX 71425-3001

68-Pos Offset IDC Cable Connector (Plug) (SHC68-*)

USB screw terminal/BNC screw terminal     16-24 AWG wiring

Calibration


Recommended   warm-up time

15 minutes

Calibration   interval

2 years

Maximum Working Voltage

Maximum working voltage refers to the signal voltage plus the common-mode voltage.

Channel to earth                                                 11 V, Measurement Category I

Shock and Vibration

Operational   shock

30 g peak,   half-sine, 11 ms pulse

(Tested in   accordance with IEC 60068-2-27.

Test   profile developed in accordance with

MIL-PRF-28800F.)

Random   vibration


Operating

5 to 500 Hz, 0.3 grms

Nonoperating

5 to 500   Hz, 2.4 grms

(Tested in accordance with IEC 60068-2-64. Nonoperating test   profile exceeds the requirements of MIL-PRF-28800F, Class 3.)

Environmental


Operating   temperature

0 to 55 ºC

Storage   temperature

-40 to 70 ºC

Operating   humidity

10 to 90% RH, noncondensing

Storage   humidity

5 to 95% RH, noncondensing

Pollution   Degree

2

Maximum   altitude

2,000 m

Indoor   use only.

Safety


This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

•         IEC 61010-1, EN 61010-1

•         UL 61010-1, CSA 61010-1

Note For UL and other safety certifications, refer to the product label or the Online Product Certification section.

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

•         EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity

•         EN 55011 (CISPR 11): Group 1, Class A emissions

•         EN 55022 (CISPR 22): Class A emissions

•         EN 55024 (CISPR 24): Immunity

•         AS/NZS CISPR 11: Group 1, Class A emissions

•         AS/NZS CISPR 22: Class A emissions

•         FCC 47 CFR Part 15B: Class A emissions

•         ICES-001: Class A emissions

Note In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia and New Zealand (per CISPR 11) Class A equipment is intended for use only in heavy-industrial locations.

Note Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.

Note For EMC declarations and certifications, and additional information, refer to the Online Product Certification section.

This product meets the essential requirements of applicable European Directives, as follows:

•         2014/35/EU; Low-Voltage Directive (safety)

•         2014/30/EU; Electromagnetic Compatibility Directive (EMC)

Online Product Certification

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/ certification, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the Minimize Our Environmental Impact web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

Waste Electrical and Electronic Equipment (WEEE)

    EU Customers At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit ni.com/environment/weee. 电子信息产品污染控制管理办法（中国RoHS）

中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于 National Instruments 中国 RoHS 合规性信息，请登录 ni.com/environment/rohs_china。(For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Device Pinout

Refer to the NI Trademarks and Logo Guidelines at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your media, or the National Instruments Patent Notice at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the Export Compliance Information at ni.com/ legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in

this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.

© 2015—2016 National Instruments. All rights reserved.

374453C-01     Jun16


[1] Has a self-resetting fuse that opens when current exceeds this specification.